Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

RIVA128ZX Scheda tecnica(PDF) 10 Page - STMicroelectronics

Il numero della parte RIVA128ZX
Spiegazioni elettronici  128-BIT 3D MULTIMEDIA ACCELERATOR
Download  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RIVA128ZX Scheda tecnica(HTML) 10 Page - STMicroelectronics

Back Button RIVA128ZX Datasheet HTML 6Page - STMicroelectronics RIVA128ZX Datasheet HTML 7Page - STMicroelectronics RIVA128ZX Datasheet HTML 8Page - STMicroelectronics RIVA128ZX Datasheet HTML 9Page - STMicroelectronics RIVA128ZX Datasheet HTML 10Page - STMicroelectronics RIVA128ZX Datasheet HTML 11Page - STMicroelectronics RIVA128ZX Datasheet HTML 12Page - STMicroelectronics RIVA128ZX Datasheet HTML 13Page - STMicroelectronics RIVA128ZX Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 85 page
background image
128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA128ZX
10/85
3
OVERVIEW OF THE RIVA128ZX
The RIVA128ZX is the first 128-bit 3D Multimedia
Accelerator to offer unparalleled 2D and 3D per-
formance, meeting all the requirements of the
mainstream PC graphics market and Microsoft’s
PC’97. The RIVA128ZX introduces the most ad-
vanced Direct3D
™ acceleration solution and also
delivers leadership VGA, 2D and Video perfor-
mance, enabling a range of applications from 3D
games through to DVD, Intercast
™ and video con-
ferencing.
3.1
BALANCED PC SYSTEM
The RIVA128ZX is designed to leverage existing
PC system resources such as system memory,
high bandwidth internal buses and bus master ca-
pabilities. The synergy between the RIVA128ZX
graphics pipeline architecture and that of the cur-
rent generation PCI and next generation AGP plat-
forms, defines ground breaking performance lev-
els at the cost point currently required for main-
stream PC graphics solutions.
Execute versus DMA models
The RIVA128ZX is architected to optimize PC sys-
tem resources in a manner consistent with the
AGP “Execute” model. In this model texture map
data for 3D applications is stored in system mem-
ory and individual texels are accessed as needed
by the graphics pipeline. This is a significant en-
hancement over the DMA model where entire tex-
ture maps are transferred into off-screen frame-
buffer memory.
The advantages of the Execute versus the DMA
model are:
Improved system performance since only the
required texels and not the entire texture map,
cross the bus.
Substantial cost savings since all the frame-
buffer is usable for the displayed screen and Z
buffer and no part of it is required to be dedicat-
ed to texture storage or texture caching.
There is no software overhead in the Direct3D
driver to manage texture caching between ap-
plication memory and the framebuffer.
To extend the advantages of the Execute model,
the RIVA128ZX’s proprietary texture cache and
virtual DMA bus master design overcomes the
bandwidth limitation of PCI, by sustaining a high
texel throughput with minimum bus utilization. The
host interface supports burst transactions up to
133MHz and provides over 400MBytes/s on AGP.
AGP accesses offer other performance enhance-
ments since they are from non-cacheable memory
(no snoop) and can be low priority to prevent pro-
cessor stalls, or high priority to prevent graphics
engine stalls.
Building a balanced system
RIVA128ZX is architected to provide the level of
3D graphics performance and quality available in
top arcade platforms. To provide comparable
scene complexity in the 1997 time-frame, proces-
sors will have to achieve new levels of floating
point performance. Profiles have shown that 1997
mainstream CPUs will be able to transform over 1
million lit, meshed triangles/s at 50% utilization us-
ing Direct3D. This represents an order of magni-
tude performance increase over anything attain-
able in 1996 PC games.
To build a balanced system the graphics pipeline
must match the CPU’s performance. It must be ca-
pable of rendering at least 1 million polygons/s in
order to avoid CPU stalls. Factors affecting this
system balance include:
Direct3D compatibility. Minimizing the differ-
ences between the hardware interface and the
Direct3D data structures.
Triangle setup. Minimizing the number of for-
mat conversions and delta calculations done by
the CPU.
Display-list processing. Avoiding CPU stalls by
allowing the graphics pipeline to execute inde-
pendently of the CPU.
Vertex caching. Avoids saturating the host in-
terface with repeated vertices, lowering the traf-
fic on the bus and reducing system memory col-
lisions.
Host interface performance.
3.2
HOST INTERFACE
The host interface boosts communication between
the host CPU and the RIVA128ZX. The optimized
interface performs burst DMA bus mastering for
efficient and fast data transfer.
32-bit PCI version 2.1 or AGP version 1.0
Burst DMA Master and target
33MHz PCI clock rate, 66MHz AGP clock rate
and AGP 2X mode
Supports over 100MBytes/s with 33MHz PCI to
over 400MBytes/s on AGP 2X mode
Implements read buffer posting on AGP


Codice articolo simile - RIVA128ZX

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
RIVA128 STMICROELECTRONICS-RIVA128 Datasheet
1Mb / 77P
   RIVA 128??128-BIT 3D MULTIMEDIA ACCELERATOR
October 1997
More results

Descrizione simile - RIVA128ZX

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
RIVA128 STMICROELECTRONICS-RIVA128 Datasheet
1Mb / 77P
   RIVA 128??128-BIT 3D MULTIMEDIA ACCELERATOR
October 1997
STM32L162QC STMICROELECTRONICS-STM32L162QC Datasheet
1Mb / 128P
   AES-128 bit encryption hardware accelerator
March 2016 Rev 4
STM32L162VD STMICROELECTRONICS-STM32L162VD Datasheet
1Mb / 115P
   AES 128-bit encryption hardware accelerator
logo
Cirrus Logic
CL-GD5446 CIRRUS-CL-GD5446 Datasheet
2Mb / 37P
   64-bit VisualMedia Accelerator
logo
STMicroelectronics
STDP9310 STMICROELECTRONICS-STDP9310 Datasheet
204Kb / 10P
   Athena ??Premium high resolution multimedia monitor controller with 3D video
September 2012 Rev 3
logo
Cirrus Logic
CS4215 CIRRUS-CS4215 Datasheet
878Kb / 52P
   16-Bit Multimedia Audio Codec
logo
Communications & Power ...
VWP1133 CPI-VWP1133 Datasheet
124Kb / 1P
   Accelerator
logo
Holtek Semiconductor In...
HT82K68E-L HOLTEK-HT82K68E-L Datasheet
259Kb / 39P
   Multimedia Keyboard Encoder 8-Bit MCU
HT82K68E-L HOLTEK-HT82K68E-L_11 Datasheet
260Kb / 39P
   Multimedia Keyboard Encoder 8-Bit MCU
HT82K68E-L HOLTEK-HT82K68E-L_09 Datasheet
240Kb / 38P
   Multimedia Keyboard Encoder 8-Bit MCU
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com