Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

M40SZ100YSH Scheda tecnica(PDF) 8 Page - STMicroelectronics

Il numero della parte M40SZ100YSH
Spiegazioni elettronici  5V or 3V NVRAM SUPERVISOR FOR LPSRAM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M40SZ100YSH Scheda tecnica(HTML) 8 Page - STMicroelectronics

Back Button M40SZ100YSH Datasheet HTML 4Page - STMicroelectronics M40SZ100YSH Datasheet HTML 5Page - STMicroelectronics M40SZ100YSH Datasheet HTML 6Page - STMicroelectronics M40SZ100YSH Datasheet HTML 7Page - STMicroelectronics M40SZ100YSH Datasheet HTML 8Page - STMicroelectronics M40SZ100YSH Datasheet HTML 9Page - STMicroelectronics M40SZ100YSH Datasheet HTML 10Page - STMicroelectronics M40SZ100YSH Datasheet HTML 11Page - STMicroelectronics M40SZ100YSH Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
M40SZ100Y, M40SZ100W
8/19
OPERATION
The M40SZ100Y/W, as shown in Figure 7, page 5,
can control one (two, if placed in parallel) standard
low-power SRAM. This SRAM must be configured
to have the chip enable input disable all other input
signals. Most slow, low-power SRAMs are config-
ured like this, however many fast SRAMs are not.
During normal operating conditions, the condi-
tioned chip enable (ECON) output pin follows the
chip enable (E) input pin with timing shown in Ta-
ble 6, page 10. An internal switch connects VCC to
VOUT. This switch has a voltage drop of less than
0.3V (IOUT1).
When VCC degrades during a power failure, ECON
is forced inactive independent of E. In this situa-
tion, the SRAM is unconditionally write protected
as VCC falls below an out-of-tolerance threshold
(VPFD). For the M40SZ100Y/W the power fail de-
tection value associated with VPFD is shown in Ta-
ble 5, page 7.
If chip enable access is in progress during a power
fail detection, that memory cycle continues to com-
pletion before the memory is write protected. If the
memory cycle is not terminated within time tWPT,
ECON is unconditionally driven high, write protect-
ing the SRAM. A power failure during a WRITE cy-
cle may corrupt data at the currently addressed
location, but does not jeopardize the rest of the
SRAM's contents. At voltages below VPFD (min),
the user can be assured the memory will be write
protected within the Write Protect Time (tWPT) pro-
vided the VCC fall time does not exceed tF (see Ta-
ble 6, page 10).
As VCC continues to degrade, the internal switch
disconnects VCC and connects the internal battery
to VOUT. This occurs at the switchover voltage
(VSO). Below the VSO, the battery provides a volt-
age VOHB to the SRAM and can supply current
IOUT2 (see Table 5, page 7).
When VCC rises above VSO, VOUT is switched
back to the supply voltage. Output ECON is held in-
active for tCER (120ms maximum) after the power
supply has reached VPFD, independent of the E in-
put, to allow for processor stabilization (see Figure
11, page 10).
Data Retention Lifetime Calculation
Most low power SRAMs on the market today can
be used with the M40SZ100Y/W NVRAM Control-
ler. There are, however some criteria which should
be used in making the final choice of which SRAM
to use. The SRAM must be designed in a way
where the chip enable input disables all other in-
puts to the SRAM. This allows inputs to the
M40SZ100Y/W and SRAMs to be “Don't care”
once VCC falls below VPFD(min) (see Figure 10,
page 9). The SRAM should also guarantee data
retention down to VCC = 2.0V. The chip enable ac-
cess time must be sufficient to meet the system
needs with the chip enable propagation delays in-
cluded.
If data retention lifetime is a critical parameter for
the system, it is important to review the data reten-
tion
current
specifications
for
the
particular
SRAMs being evaluated. Most SRAMs specify a
data retention current at 3.0V. Manufacturers gen-
erally specify a typical condition for room temper-
ature along with a worst case condition (generally
at elevated temperatures). The system level re-
quirements will determine the choice of which val-
ue to use. The data retention current value of the
SRAMs can then be added to the ICCDR value of
the M40SZ100Y/W to determine the total current
requirements for data retention. The available bat-
tery capacity for the SNAPHAT® of your choice
(see Table 13, page 17) can then be divided by
this current to determine the amount of data reten-
tion available.
CAUTION: Take care to avoid inadvertent dis-
charge through VOUT and ECON after battery has
been attached.
For a further more detailed review of lifetime calcu-
lations, please see Application Note AN1012.


Codice articolo simile - M40SZ100YSH

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
M40SZ100Y STMICROELECTRONICS-M40SZ100Y Datasheet
230Kb / 25P
   5V or 3V NVRAM supervisor for LPSRAM
M40SZ100Y STMICROELECTRONICS-M40SZ100Y Datasheet
442Kb / 24P
   5 V or 3 V NVRAM supervisor for LPSRAM
M40SZ100YMH6E STMICROELECTRONICS-M40SZ100YMH6E Datasheet
442Kb / 24P
   5 V or 3 V NVRAM supervisor for LPSRAM
M40SZ100YMH6F STMICROELECTRONICS-M40SZ100YMH6F Datasheet
442Kb / 24P
   5 V or 3 V NVRAM supervisor for LPSRAM
M40SZ100YMQ6E STMICROELECTRONICS-M40SZ100YMQ6E Datasheet
442Kb / 24P
   5 V or 3 V NVRAM supervisor for LPSRAM
More results

Descrizione simile - M40SZ100YSH

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
M40SZ100Y STMICROELECTRONICS-M40SZ100Y_07 Datasheet
230Kb / 25P
   5V or 3V NVRAM supervisor for LPSRAM
M40Z111 STMICROELECTRONICS-M40Z111 Datasheet
107Kb / 15P
   5V OR 3V NVRAM SUPERVISOR FOR UP TO TWO LPSRAMs
M40Z300 STMICROELECTRONICS-M40Z300_07 Datasheet
221Kb / 25P
   5V or 3V NVRAM supervisor for up to 8 LPSRAMs
M40Z300 STMICROELECTRONICS-M40Z300_05 Datasheet
348Kb / 21P
   5V or 3V NVRAM Supervisor for Up to 8 LPSRAMs
M40Z111 STMICROELECTRONICS-M40Z111_07 Datasheet
180Kb / 21P
   5V or 3V NVRAM supervisor for up to two LPSRAMs
M40SZ100Y STMICROELECTRONICS-M40SZ100Y_10 Datasheet
442Kb / 24P
   5 V or 3 V NVRAM supervisor for LPSRAM
M40Z300AV STMICROELECTRONICS-M40Z300AV Datasheet
272Kb / 20P
   3V NVRAM Supervisor for Up to 8 LPSRAMs
M40Z300 STMICROELECTRONICS-M40Z300 Datasheet
128Kb / 16P
   NVRAM CONTROLLER for up to EIGHT LPSRAM
M40Z300 STMICROELECTRONICS-M40Z300_10 Datasheet
431Kb / 25P
   5 V or 3 V NVRAM supervisor for up to 8 LPSRAMs
STM706T STMICROELECTRONICS-STM706T Datasheet
468Kb / 26P
   3V Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com