Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

74AUP1G08GW Scheda tecnica(PDF) 1 Page - NXP Semiconductors

Il numero della parte 74AUP1G08GW
Spiegazioni elettronici  Low-power 2-input AND gate
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP1G08GW Scheda tecnica(HTML) 1 Page - NXP Semiconductors

  74AUP1G08GW Datasheet HTML 1Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 2Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 3Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 4Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 5Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 6Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 7Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 8Page - NXP Semiconductors 74AUP1G08GW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
1.
General description
The 74AUP1G08 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G08 provides the single 2-input AND function.
2.
Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C Class 3A. Exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from
−40 °Cto+85 °C and −40 °C to +125 °C
74AUP1G08
Low-power 2-input AND gate
Rev. 02 — 29 June 2006
Product data sheet


Codice articolo simile - 74AUP1G08GW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Nexperia B.V. All right...
74AUP1G08GW NEXPERIA-74AUP1G08GW Datasheet
273Kb / 18P
   Low-power 2-input AND gate
Rev. 10 - 13 January 2022
74AUP1G08GW-Q100 NEXPERIA-74AUP1G08GW-Q100 Datasheet
229Kb / 14P
   Low-power 2-input AND gate
More results

Descrizione simile - 74AUP1G08GW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Nexperia B.V. All right...
74AUP1G08-Q100 NEXPERIA-74AUP1G08-Q100 Datasheet
229Kb / 14P
   Low-power 2-input AND gate
74AUP1G08 NEXPERIA-74AUP1G08 Datasheet
273Kb / 18P
   Low-power 2-input AND gate
Rev. 10 - 13 January 2022
74AUP2G08 NEXPERIA-74AUP2G08 Datasheet
292Kb / 19P
   Low-power dual 2-input AND gate
Rev. 11 - 17 June 2022
logo
NXP Semiconductors
74AUP2G08 NXP-74AUP2G08 Datasheet
100Kb / 17P
   Low-power dual 2-input AND gate
Rev. 03-29 May 2008
74AUP2G08 PHILIPS-74AUP2G08_11 Datasheet
146Kb / 21P
   Low-power dual 2-input AND gate
Rev. 5-1 December 2011
logo
Texas Instruments
SN74AUP2G08 TI-SN74AUP2G08 Datasheet
288Kb / 13P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-AND GATE
SN74AUP1G08 TI1-SN74AUP1G08_16 Datasheet
1Mb / 38P
[Old version datasheet]   Low-Power Single 2-Input Positive-AND Gate
SN74AUP1G08-Q1 TI1-SN74AUP1G08-Q1 Datasheet
806Kb / 15P
[Old version datasheet]   Low-Power Single 2-Input Positive-AND Gate
SN74AUP1G08 TI-SN74AUP1G08_10 Datasheet
969Kb / 22P
[Old version datasheet]   LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08 TI-SN74AUP1G08 Datasheet
272Kb / 13P
[Old version datasheet]   LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com