FM25CL04-G datasheet(6/12 Pages) RAMTRON

Il numero della parte	FM25CL04-G

Spiegazioni elettronici	4Kb FRAM Serial 3V Memory

Download	12 Pages

Scroll/Zoom	100%

Produttore elettronici	RAMTRON [Ramtron International Corporation]

Homepage	http://www.ramtron.com

Logo

6 / 12 page

N

O

T

R

EC

O

M

ME

N

D

ED

FO

R

N

EW

D

ES

IG

N

S

R

ep

la

ce

d

by

FM

25

L0

4

Rev. 3.1

May 2005

Page 6 of 12

RDSR - Read Status Register

The RDSR command allows the bus master to verify

the contents of the Status register. Reading Status

provides information about the current state of the

write protection features. Following the RDSR op-

code, the FM25CL04 will return one byte with the

contents of the Status register. The Status register is

described in detail in a later section.

WRSR – Write Status Register

The WRSR command allows the user to select

certain write protection features by writing a byte to

the Status register. Prior to issuing a WRSR

command, the /WP pin must be high or inactive.

Prior to sending the WRSR command, the user must

send a WREN command to enable writes. Note that

executing a WRSR command is a write operation

and therefore clears the Write Enable Latch. The bus

configuration of RDSR and WRSR are shown

below.

Figure 7. RDSR Bus Configuration

Figure 8. WRSR Bus Configuration

Status Register & Write Protection

The write protection features of the FM25CL04 are

multi-tiered. Taking the /WP pin to a logic low state

is the hardware write protect function. All write

operations are blocked when /WP is low. To write the

memory with /WP high, a WREN op-code must first

be issued. Assuming that writes are enabled using

WREN and by /WP, writes to memory are controlled

by the Status register. As described above, writes to

the status register are performed using the WRSR

command and subject to the /WP pin. The Status

register is organized as follows.

Table 2. Status Register

Bit

7

6

5

4

3

2

1

0

Name

0

BP1

BP0

WEL

0

Bits 0 and 7-4 are fixed at 0 and cannot be modified.

Note that the Ready bit in many EEPROMs is

unnecessary as the FRAM writes in real-time and is

never busy. The BP1 and BP0 control software write

protection features. They are nonvolatile! The WEL

flag indicates the state of the Write Enable Latch.

Attempting to directly write the WEL bit in the

status register has no effect on its state. This bit is

internally set and cleared via the WREN and WRDI

commands, respectively.

BP1 and BP0 are memory block write protection

bits. They specify portions of memory that are write

protected as shown in the following table.

Codice articolo simile - FM25CL04-G

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
List of Unclassifed Man...	FM25CL04-S	98Kb / 11P	4Kb FRAM Serial 3V Memory

More results

Descrizione simile - FM25CL04-G

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
List of Unclassifed Man...	FM25CL04	98Kb / 11P	4Kb FRAM Serial 3V Memory
	FM25L04	187Kb / 12P	4Kb FRAM Serial 3V Memory
	FM25040	631Kb / 14P	4Kb FRAM Serial Memory
	FM24CL04	119Kb / 12P	4Kb FRAM Serial Memory
Ramtron International C...	FM24CL04	116Kb / 11P	4Kb FRAM Serial Memory
Ramtron International C...	FM25040A	141Kb / 13P	4Kb FRAM Serial Memory
List of Unclassifed Man...	FM24C04A	100Kb / 12P	4Kb FRAM Serial Memory
Ramtron International C...	FM24C04A	98Kb / 12P	4Kb FRAM Serial Memory
	FM25L512	163Kb / 13P	512Kb FRAM Serial 3V Memory
	FM25L16	146Kb / 14P	16Kb FRAM Serial 3V Memory

More results

FM25CL04-G Scheda tecnica(PDF) 6 Page - Ramtron International Corporation

FM25CL04-G Scheda tecnica(HTML) 6 Page - Ramtron International Corporation

Codice articolo simile - FM25CL04-G

Descrizione simile - FM25CL04-G

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Scheda tecnica Scarica

Link URL