Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74SSTU32866 Scheda tecnica(PDF) 2 Page - Texas Instruments

Il numero della parte SN74SSTU32866
Spiegazioni elettronici  25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SN74SSTU32866 Scheda tecnica(HTML) 2 Page - Texas Instruments

  SN74SSTU32866 Datasheet HTML 1Page - Texas Instruments SN74SSTU32866 Datasheet HTML 2Page - Texas Instruments SN74SSTU32866 Datasheet HTML 3Page - Texas Instruments SN74SSTU32866 Datasheet HTML 4Page - Texas Instruments SN74SSTU32866 Datasheet HTML 5Page - Texas Instruments SN74SSTU32866 Datasheet HTML 6Page - Texas Instruments SN74SSTU32866 Datasheet HTML 7Page - Texas Instruments SN74SSTU32866 Datasheet HTML 8Page - Texas Instruments SN74SSTU32866 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 37 page
background image
SN74SSTU32866
25BIT CONFIGURABLE REGISTERED BUFFER
WITH ADDRESSPARITY TEST
SCES564 − APRIL 2004
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied
high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which
it applies, is checked on the PAR_IN input signal of the first device. Two clock cycles after the data are registered,
the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first
register is cascaded to the PAR_IN of the second SN74SSTU32866. The QERR output of the first
SN74SSTU32866 is left floating, and the valid error information is latched on the QERR output of the second
SN74SSTU32866.
If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or
until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and
latched low for a clock duration equal to the parity-error duration or until RESET is driven low. The
DIMM-dependent signals (DCKE, DCS, DODT, and CSR) are not included in the parity-check computation.
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to
register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low)
to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired
to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration,
the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and
CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is
cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input
receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required
to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the
time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the
SN74SSTU32866 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in
the low state during power up.
The device supports low-power standby operation. When RESET is low, the differential input receivers are
disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when
RESET is low, all registers are reset and all outputs are forced low, except QERR. The LVCMOS RESET and
Cn inputs always must be held at a valid logic high or low level.
The device also supports low-power active operation by monitoring both system chip select (DCS and CSR)
inputs and gates the Qn and PPO outputs from changing states when both DCS and CSR inputs are high. If
either DCS or CSR input is low, the Qn and PPO outputs function normally. Also, if the internal low-power signal
(LPS1) is high (one cycle after DCS and CSR go high), the device gates the QERR output from changing states.
If LPS1 is low, the QERR output functions normally. The RESET input has priority over the DCS and CSR control
and, when driven low, forces the Qn and PPO outputs low and forces the QERR output high. If the DCS control
functionality is not desired, the CSR input can be hard-wired to ground, in which case the setup-time
requirement for DCS is the same as for the other D data inputs. To control the low-power mode with DCS only,
the CSR input should be pulled up to VCC through a pullup resistor.
The two VREF pins (A3 and T3) are connected together internally by approximately 150 Ω. However, it is
necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin
should be terminated with a VREF coupling capacitor.


Codice articolo simile - SN74SSTU32866

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTU32866A TI1-SN74SSTU32866A Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866AZKER TI1-SN74SSTU32866AZKER Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results

Descrizione simile - SN74SSTU32866

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTUB32866 TI-SN74SSTUB32866 Datasheet
1Mb / 33P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_09 Datasheet
1Mb / 38P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_V01 Datasheet
2Mb / 42P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866A TI1-SN74SSTU32866A Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32866A TI-74SSTUB32866A Datasheet
1Mb / 37P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI1-SN74SSTUB32866_17 Datasheet
1Mb / 39P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTEB32866 TI1-SN74SSTEB32866 Datasheet
1Mb / 37P
[Old version datasheet]   1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
logo
Integrated Device Techn...
IDT74SSTUA32866 IDT-IDT74SSTUA32866 Datasheet
258Kb / 19P
   1.8V CONFIGURABLE BUFFER WITH ADDRESS-PARITY TEST
logo
Texas Instruments
74SSTUB32868A TI1-74SSTUB32868A Datasheet
770Kb / 25P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32868 TI1-74SSTUB32868_15 Datasheet
981Kb / 26P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com