Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9889BBSTZ-165 Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte AD9889BBSTZ-165
Spiegazioni elettronici  High Performance HDMI/DVI Transmitter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9889BBSTZ-165 Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button AD9889BBSTZ-165 Datasheet HTML 4Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 5Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 6Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 7Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 8Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 9Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 10Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 11Page - Analog Devices AD9889BBSTZ-165 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
AD9889B
Rev. 0 | Page 10 of 12
PCB LAYOUT RECOMMENDATIONS
The AD9889B is a high precision, high speed analog device. As
such, to obtain the maximum performance from the part, it is
important to have a well laid out board.
POWER SUPPLY BYPASSING
It is recommended to bypass each power supply pin with a
0.1 μF capacitor. The exception is when two or more supply
pins are adjacent to each other. For these groupings of
powers/grounds, it is necessary to have only one bypass
capacitor. The fundamental idea is to have a bypass capacitor
within about 0.5 cm of each power pin. Also, avoid placing the
capacitor on the opposite side of the PC board from the
AD9889B, as that interposes resistive vias in the path.
The bypass capacitors should be physically located between the
power plane and the power pin. Current should flow from the
power plane to the capacitor to the power pin. Do not make a
power connection between the capacitor and the power pin.
Placing a via underneath the capacitor pads, down to the power
plane, is generally the best approach.
It is particularly important to maintain low noise and good
stability of PVDD (the PLL supply). Abrupt changes in PVDD
can result in similarly abrupt changes in sampling clock phase
and frequency. This can be avoided by careful attention to
regulation, filtering, and bypassing. It is best practice to provide
separate regulated supplies for each of the analog circuitry
groups (AVDD and PVDD).
It is also recommended to use a single ground plane for
the entire board. Experience has repeatedly shown that
the noise performance is the same or better with a single
ground plane. Using multiple ground planes can be detri-
mental because each separate ground plane is smaller, and
long ground loops can result.
DIGITAL INPUTS
Video and Audio Data Input Signals
The digital inputs on the AD9889B are designed to work with
signals ranging from 1.8 V to 3.3 V logic levels. Therefore, no
extra components need to be added when using 3.3 V logic.
Any noise that gets onto the clock input (labeled CLK) trace
adds jitter to the system. Therefore, minimize the video clock
input (Pin 6: CLK) trace length and do not run any digital or
other high frequency traces near it. Make sure to match the
length of the input data signals to optimize data capture,
especially for high frequency modes such as 1080p, UXGA, and
double data rate input formats.
Other Input Signals
The HPD must be connected to the HDMI connector. A 10 kΩ
pull-down resistor to ground is also recommended.
The PD/A0 input pin can be connected to GND or supply
(through a resistor or a control signal). The device address and
power-down polarity are set by the state of the PD/A0 pin when
the AD9889B supplies are applied/enabled. For example, if the
PD/A0 pin is low (when the supplies are turned on), then the
device address is 0x72 and the power-down is active high. If the
PD/A0 pin is high (when the supplies are turned on), the device
address is 0x7A and the power-down is active low.
The SCL and SDA pins should be connected to the I2C master.
A pull-up resistor of 2 kΩ to 1.8 V or 3.3 V is recommended.
EXTERNAL SWING RESISTOR
The external swing resistor must be connected directly to the
EXT_SWG pin and ground. The external swing resistor must
have a value of 887 Ω (±1% tolerance). Avoid running any high
speed ac or noisy signals next to, or close to, the EXT_SWG pin.
OUTPUT SIGNALS
TMDS Output Signals
The AD9889B has three TMDS data channels (0, 1, and 2) that
output signals up to 800 MHz as well as the TMDS output data
clock. To minimize the channel-to-channel skew, make the
trace length of these signals the same. Additionally, these traces
need to have a 50 Ω characteristic impedance and need to be
routed as 100 Ω differential pairs. Best practice recommends
routing these lines on the top PCB layer to avoid the use of vias.
Other Output Signals (non TMDS)
DDCSCL and DDCSDA
The DDCSCL and DDCSDA outputs need to have a minimum
amount of capacitance loading to ensure the best signal integrity.
The DDCSCL and DDCSDA capacitance loading must be less
than 50 pF to meet the HDMI compliance specification. The
DDCSCL and DDCSDA must be connected to the HDMI
connector and a pull-up resistor to 5 V is required. The pull-up
resistor must have a value between 1.5 kΩ and 2 kΩ.
INT Pin
The INT pin is an output that should be connected to the micro-
controller of the system. A pull-up resistor to 1.8 V or 3.3 V is
required for proper operation—the recommended value is 2 kΩ.
MCL and MDA
The MCL and MDA outputs should be connected to the
EEPROM containing the HDCP key (if HDCP is implemented).
Pull-up resistors of 2 kΩ are recommended.


Codice articolo simile - AD9889BBSTZ-165

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9889BBSTZ-165 AD-AD9889BBSTZ-165 Datasheet
295Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
More results

Descrizione simile - AD9889BBSTZ-165

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9389A AD-AD9389A Datasheet
258Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9389A AD-AD9389A_15 Datasheet
258Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889B AD-AD9889B_15 Datasheet
261Kb / 11P
   High Performance HDMI/DVI Transmitter
REV. B
AD9889A AD-AD9889A Datasheet
253Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889A AD-AD9889A_15 Datasheet
254Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889B AD-AD9889B Datasheet
295Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
AD9389B AD-AD9389B Datasheet
277Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
AD9889 AD-AD9889_15 Datasheet
1Mb / 48P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9389B AD-AD9389B_15 Datasheet
253Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889 AD-AD9889 Datasheet
2Mb / 48P
   HIGH PERFORMANCE HDMI-TM / DVI TRANSMITTER
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com