Motore di ricerca datesheet componenti elettronici |
|
DAC8822 Scheda tecnica(PDF) 7 Page - Burr-Brown (TI) |
|
|
DAC8822 Scheda tecnica(HTML) 7 Page - Burr-Brown (TI) |
7 / 24 page www.ti.com DAC8822 SBAS390A – DECEMBER 2006 – REVISED MARCH 2007 Table 2. Address Decoder Pins A1 A0 OUTPUT UPDATE 0 0 DAC A 0 1 None 1 0 DAC A and DAC B 1 1 DAC B Table 3. Function of Control Inputs CONTROL INPUTS RS WR LDAC REGISTER OPERATION Asynchronous operation. Reset the input and DAC register to '0' when the RSTSEL pin is tied to DGND, and to 0 X X midscale when RSTSEL is tied to VDD. 1 0 0 Load the input register with all 16 data bits. 1 1 1 Load the DAC register with the contents of the input register. 1 0 1 The input and DAC register are transparent. LDAC and WR are tied together and programmed as a pulse. The 16 data bits are loaded into the input register on 1 the falling edge of the pulse and then loaded into the DAC register on the rising edge of the pulse. 1 1 0 No register operation. 7 Submit Documentation Feedback |
Codice articolo simile - DAC8822 |
|
Descrizione simile - DAC8822 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |