Motore di ricerca datesheet componenti elettronici |
|
FIN24CMLX Scheda tecnica(PDF) 3 Page - Fairchild Semiconductor |
|
FIN24CMLX Scheda tecnica(HTML) 3 Page - Fairchild Semiconductor |
3 / 25 page ©2005 Fairchild Semiconductor Corporation www.fairchildsemi.com FIN24C Rev. 1.0.2 3 Terminal Description Note: 1. The DSO/DSI serial port terminals have been arranged such that when one device is rotated 180° to the other device, the serial connections properly align without the need for any traces or cable signals to cross. Other layout orientations may require that traces or cables cross. Terminal Name I/O Type Number of Terminals Description of Signals DP[1:20] I/O 20 LVCMOS Parallel I/O, direction controlled by DIRI Terminal DP[21:24] I or O 4 LVCMOS Parallel Unidirectional Inputs or Outputs Dependent on State of S1, S2 Terminals CKREF IN 1 LVCMOS Clock Input and PLL Reference STROBE IN 1 LVCMOS Strobe Signal for Latching Data into the Serializer CKP OUT 1 LVCMOS Word Clock Output DSO+ / DSI– DSO– / DSI+ DIFF-I/O 2 CTL Differential Serial I/O Data Signals(1) DSO: Refers to output signal pair DSI: Refers to input signal pair DSO(I)+: Positive signal of DSO(I) pair DSO(I)–: Negative signal of DSO(I) pair CKSI+, CKSI– DIFF-IN 2 CTL Differential Deserializer Input Bit Clock CKSI: Refers to signal pair CKSI+: Positive signal of CKSI pair CKSI–: Negative signal of CKSI pair CKSO+, CKSO– DIFF-OUT 2 CTL Differential Serializer Output Bit Clock CKSO: Refers to signal pair CKSO+: Positive signal of CKSO pair CKSO–: Negative signal of CKSO pair S1 IN 1 LVCMOS Mode Selection Pins used to define mode of operation for some terminals. The control terminals, DP[21:24] can be set as 4 terminals in the same direction or two in each direction. S2 IN 1 DIRI IN 1 LVCMOS Control Input Used to control direction of Data Flow DIRO OUT 1 LVCMOS Control Output Inversion of DIRI VDDP Supply 1 Power Supply for Parallel I/O and Translation Circuitry VDDS Supply 1 Power supply for core circuitry and serial I/O VDDA Supply 1 Power Supply for Analog PLL Circuitry GND Supply 0 Use Bottom Ground Plane for Ground Signals |
Codice articolo simile - FIN24CMLX |
|
Descrizione simile - FIN24CMLX |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |