Motore di ricerca datesheet componenti elettronici |
|
MC14569B Scheda tecnica(PDF) 1 Page - ON Semiconductor |
|
MC14569B Scheda tecnica(HTML) 1 Page - ON Semiconductor |
1 / 14 page © Semiconductor Components Industries, LLC, 2005 February, 2005 − Rev. 5 1 Publication Order Number: MC14569B/D MC14569B Programmable Divide−By−N Dual 4−Bit Binary/BCD Down Counter The MC14569B is a programmable divide−by−N dual 4−bit binary or BCD down counter constructed with MOS P−Channel and N−Channel enhancement mode devices (complementary MOS) in a monolithic structure. This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase−locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity. Features • Speed−up Circuitry for Zero Detection • Each 4−Bit Counter Can Divide Independently in BCD or Binary Mode • Can be Cascaded With MC14526B for Frequency Synthesizer Applications • All Outputs are Buffered • Schmitt Triggered Clock Conditioning • Pb−Free Packages are Available* MAXIMUM RATINGS (Voltages Referenced to VSS) Symbol Parameter Value Unit VDD DC Supply Voltage Range − 0.5 to +18.0 V Vin, Vout Input or Output Voltage Range (DC or Transient) − 0.5 to VDD + 0.5 V Iin, Iout Input or Output Current (DC or Transient) per Pin ±10 mA PD Power Dissipation, per Package (Note 1) 500 mW TA Ambient Temperature Range − 55 to +125 °C Tstg Storage Temperature Range − 65 to +150 °C TL Lead Temperature (8−Second Soldering) 260 °C Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. Temperature Derating: Plastic “P and D/DW” Packages: – 7.0 mW/ _C From 65_C To 125_C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS v (Vin or Vout) v VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open. *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com MARKING DIAGRAMS PDIP−16 P SUFFIX CASE 648 MC14569BCP AWLYYWW SOIC−16 DW SUFFIX CASE 751G A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. ORDERING INFORMATION 16 1 14569B AWLYYWW 16 1 TSSOP−16 DT SUFFIX CASE 948F 14 569B ALYW 1 16 |
Codice articolo simile - MC14569B |
|
Descrizione simile - MC14569B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |