Motore di ricerca datesheet componenti elettronici |
|
MC10H644 Scheda tecnica(PDF) 1 Page - ON Semiconductor |
|
MC10H644 Scheda tecnica(HTML) 1 Page - ON Semiconductor |
1 / 6 page © Semiconductor Components Industries, LLC, 2006 June, 2006 − Rev. 6 1 Publication Order Number: MC10H644/D MC10H644, MC100H644 68030/040 PECL to TTL Clock Driver The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20−lead PLCC package. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part−to−part skew, within−part skew and also duty cycle skew. The user has a choice of using either TTL or PECL (ECL referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H644 also uses differential ECL internally to achieve its superior skew characteristic. The H644 includes divide−by−two and divide−by−four stages, both to achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Symbol). The 10H version is compatible with MECL™ 10H ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0 V). • Generates Clocks for 68030/040 • Meets 68030/040 Skew Requirements • TTL or PECL Input Clock • Extra TTL and ECL Power/Ground Pins • Within Device Skew on Similar Paths is 0.5 ns • Asynchronous Reset • Single +5.0 V Supply Function Reset (R): LOW on RESET forces all Q outputs LOW and all Q outputs HIGH. Synchronized Outputs: The device is designed to have the POS edges of the ÷2 and ÷4 outputs synchronized. Select (SEL): LOW selects the PECL input source (DE/DE). HIGH selects the TTL input source (DT). The H644 also contains circuitry to force a stable state of the PECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and DE goes HIGH. Device Package Shipping ORDERING INFORMATION MC10H644FN PLCC−20 37 Units/Rail MARKING DIAGRAM A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week PLCC−20 FN SUFFIX CASE 775 10H644 AWLYYWW 1 MC100H644FN PLCC−20 37 Units/Rail http://onsemi.com |
Codice articolo simile - MC10H644 |
|
Descrizione simile - MC10H644 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |