7 / 20 page
MYSON
TECHNOLOGY
MTV112A
(Rev 1.9)
MTV112A Revision 1.9 05/18/2001
7/20
loaded into the VCNTH/VCNTL latch. The 9-bit output value is {1/V-Freq} / {512/OSC-Freq}, updated every
VSYNC/CVSYNC period. An extra overflow bit indicates the condition of the H/V counter overflow. The
VFchg/HFchg interrupt is active when VCNT/HCNT value changes or overflows. Tables 4.2.1 and 4.2.2
shows the HCNT/VCNT value under the operations of 8MHz and 12MHz.
4.2.1 H-Freq Table
Output Value (11 bits)
H-Freq(KHZ)
8MHz OSC (hex / dec)
12MHz OSC (hex / dec)
1
30
215h / 533
320h / 800
2
31.5
1FBh / 507
2F9h / 761
3
33.5
1DDh /477
2CCh / 716
4
35.5
1C2h / 450
2A4h / 676
5
36.8
1B2h / 434
28Ch / 652
6
38
1A5h / 421
277h / 631
7
40
190h / 400
258h / 600
8
48
14Dh / 333
1F4h / 500
9
50
140h / 320
1E0h / 480
10
57
118h / 280
1A5h / 421
11
60
10Ah / 266
190h / 400
12
64
0FAh / 250
177h / 375
13
100
0A0h / 160
0F0h / 240
*1. The H-Freq output (HF10 - HF0) is valid.
*2. The tolerance deviation is + 1 LSB.
4.2.2 V-Freq Table
Output Value (9 bits)
V-Freq(Hz)
8MHz OSC (hex / dec)
12MHz OSC (hex / dec)
1
56.25
115h / 277
1A0h / 416
2
59.94
104h / 260
187h / 391
3
60
104h / 260
186h / 390
4
60.32
103h / 259
184h / 388
5
60.53
102h / 258
183h / 387
6
66.67
0EAh / 234
15Fh / 351
7
70.069
0DEh / 222
14Eh / 334
8
70.08
0DEh / 222
14Eh / 334
9
72
0D9h /217
145h / 325
10
72.378
0D7h / 215
143h / 323
11
72.7
0D6h / 214
142h / 322
12
87
0B3h / 179
10Dh / 269
*1. The V-Freq output (VF8 - VF0) is valid.
*2. The tolerance deviation is + 1 LSB.
4.3 H/V Presence Check
The Hpresent function checks the input HSYNC pulse. The Hpre flag is set when HSYNC is over 10KHz or
cleared when HSYNC is under 10Hz. The Vpresent function checks the input VSYNC pulse. The Vpre flag
is set when VSYNC is over 40Hz or cleared when VSYNC is under 10Hz. A control bit "PREFS" selects the
time base for these functions. The HPRchg interrupt is set when the Hpre value changes. The VPRchg
interrupt is set when the Vpre/CVpre value changes. However, the CVpre flag interrupt may be disabled
when S/W disables the composite function.