Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MC145162 Scheda tecnica(PDF) 7 Page - Motorola, Inc

Il numero della parte MC145162
Spiegazioni elettronici  60MHZ AND 85 MHZ UNIVERSAL PROGRAMMABLE DUAL PLL FREQUENCY SYNTHESIZERS
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145162 Scheda tecnica(HTML) 7 Page - Motorola, Inc

Back Button MC145162 Datasheet HTML 3Page - Motorola, Inc MC145162 Datasheet HTML 4Page - Motorola, Inc MC145162 Datasheet HTML 5Page - Motorola, Inc MC145162 Datasheet HTML 6Page - Motorola, Inc MC145162 Datasheet HTML 7Page - Motorola, Inc MC145162 Datasheet HTML 8Page - Motorola, Inc MC145162 Datasheet HTML 9Page - Motorola, Inc MC145162 Datasheet HTML 10Page - Motorola, Inc MC145162 Datasheet HTML 11Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
MC145162
•MC145162–1
MOTOROLA
7
VH = High voltage level.
VL = Low voltage level.
*At this point, when both fR and fV are in phase, the output is forced to near mid supply.
fR, REFERENCE
(OSCinREFERENCE COUNTER)
fV, FEEDBACK
(fin–TTx COUNTER OR
fin–RRx COUNTER)
TxPDout
OR
RxPDout
VH
VL
VH
VH
VL
HIGH IMPEDANCE
*
Figure 7. Phase Detector/Lock Detector Output Waveforms
LD
NOTE: The TxPDout and RxPDout generate error pulses during out–of–lock conditions. When locked in phase and fre-
quency, the output is high impedance and the voltage at that pin is determined by the low–pass filter capacitor.
MCU PROGRAMMING SCHEME
The MCU programming scheme is defined in two formats
controlled by the ENB input. If the enable signal is high during
the serial data transfer, control register/reference frequency
programming is selected. If the ENB is low, programming of
the transmit and receive counters is selected. During pro-
gramming of the transmit and receive counters, both ADin
and Din pins can input the data to the transmit and receive
counters. Both counters’ data is clocked into the PLL internal
shift register at the leading edge of the CLK signal. It is not
necessary to reprogram the reference frequency counter/
control register when using the enable signal to program the
transmit/receive channels.
In programming the control register/reference frequency
scheme, the most significant bit (MSB) of the programming
word identifies whether the input data is the control word or
the reference frequency data word. If the MSB is 1, the input
data is the control word (Figure 8). Also see Figure 8 and
Table 1 for control register and bit function. If the MSB is 0, the
input data is the reference frequency (Figure 9).
The reference frequency data word is a 32–bit word con-
taining the 12–bit reference frequency data, the 14–bit auxil-
iary reference frequency counter information, the reference
frequency selection plus, the auxiliary reference frequency
counter enable bit (Figure 9).
If the AUX REF ENB bit is high, the 14–bit auxiliary refer-
ence frequency counter provides an additional phase refer-
ence frequency output for the loops. If AUX REF ENB bit is
low, the auxiliary reference frequency counter is forced into
power–down mode for current saving. (Other power down
modes are also provided through the control register per
Table 2 and Figure 8.) At the falling edge of the ENB signal,
the data is stored in the registers.
There are two interfacing schemes for the universal chan-
nel mode: the three–pin and the four–pin interfacing
schemes. The three–pin interfacing scheme is suited for use
with the MCU SPI (serial peripheral interface) (Figure 10),
while the four–pin interfacing scheme is commonly used for
general I/O port connection (Figure 11).
For the three–pin interfacing scheme, the auxiliary data
select bit is set to 0. All 32 bits of data, which define both the
16–bit transmit counter and the 16–bit receive counter, latch
into the PLL internal register through the data in pins at the
leading edge of CLK. See Figures 12 and 13.
For the four–pin interfacing scheme, the auxiliary data
select bit is set to 1. In this scheme, the 16–bit transmit count-
er’s data enters into the ADin pin at the same time as the
16–bit receive counter’s data enters into the Din pin. This si-
multaneous entry of the transmit and receive counters
causes the programming period of the four–pin scheme to be
half that of the three–pin scheme (see Figures 14 and 15).
While programming Tx/Rx Channel Counter, the ENB pin
must be pulsed to provide falling edge to latch the shifted data
after the rising edge of the last clock. Maximum data transfer
rate is 500 kbps.
NOTE
10 ms should be allowed for initial start–up time
for the oscillator to allow all registers to clear and
enable programming of new register values.


Codice articolo simile - MC145162

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
LANSDALE Semiconductor ...
MC145162D LANSDALE-MC145162D Datasheet
1Mb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers CMOS
MC145162D LANSDALE-MC145162D Datasheet
436Kb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers
MC145162P LANSDALE-MC145162P Datasheet
1Mb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers CMOS
MC145162P LANSDALE-MC145162P Datasheet
436Kb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers
More results

Descrizione simile - MC145162

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
LANSDALE Semiconductor ...
ML145162 LANSDALE-ML145162_08 Datasheet
436Kb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers
ML145162 LANSDALE-ML145162 Datasheet
1Mb / 24P
   60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers CMOS
logo
Sanyo Semicon Device
LC7152 SANYO-LC7152 Datasheet
272Kb / 12P
   Universal Dual-PLL Frequency Synthesizers
LC7153 SANYO-LC7153 Datasheet
276Kb / 11P
   Universal Dual-PLL Frequency Synthesizers?
logo
Motorola, Inc
MC145165 MOTOROLA-MC145165 Datasheet
49Kb / 2P
   LOW-VOLTAGE 60MHZ UNIVERSAL PROGRAMMABLE DUAL PLL FREQUENCY SYNTHESIZER CMOS
logo
Sanyo Semicon Device
LM7008M SANYO-LM7008M Datasheet
201Kb / 9P
   Dual-PLL Frequency Synthesizers?
logo
Hynix Semiconductor
GM6535 HYNIX-GM6535 Datasheet
225Kb / 23P
   60 MHz Universal Programmable Dual PLL Frequency synthesizer
logo
Sanyo Semicon Device
LM7007M SANYO-LM7007M Datasheet
228Kb / 9P
   Dual-PLL Frequency Synthesizers
logo
Analog Devices
ADF4217 AD-ADF4217_15 Datasheet
247Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
ADF4207 AD-ADF4207_15 Datasheet
226Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com