Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7934BRUZ-6REEL7 Scheda tecnica(PDF) 7 Page - Analog Devices

Il numero della parte AD7934BRUZ-6REEL7
Spiegazioni elettronici  4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7934BRUZ-6REEL7 Scheda tecnica(HTML) 7 Page - Analog Devices

Back Button AD7934BRUZ-6REEL7 Datasheet HTML 3Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 4Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 5Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 6Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 7Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 8Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 9Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 10Page - Analog Devices AD7934BRUZ-6REEL7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
AD7934-6
Rev. A | Page 7 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
W/B
DB0
DB1
DB4
DB3
DB2
VDD
VIN2
VIN1
VIN0
CS
AGND
VREFIN/VREFOUT
DB5
DB6
DB7
DB9
DGND
VDRIVE
RD
WR
CONVST
DB10
DB8/HBEN
DB11
BUSY
CLKIN
VIN3
AD7934-6
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 5. Pin Function Description
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The VDD range for the AD7934-6 is from 2.7 V to 5.25 V. The supply should be decoupled
to AGND with a 0.1 µF capacitor and a 10 µF tantalum capacitor.
2
W/B
Word/Byte Input. When this input is logic high, word transfer mode is enabled, and data is transferred to and
from the AD7934-6 in 12-bit words on Pin DB0 to Pin DB11. When W/B is logic low, byte transfer mode is
enabled. Data and the channel ID are transferred on Pin DB0 to Pin DB7, and Pin DB8/HBEN assumes its HBEN
functionality. When operating in byte transfer mode, unused data lines should be tied off to DGND.
3 to 10
DB0 to DB7
Data Bits 0 to 7. Three-state parallel digital I/O pins that provide the conversion result, and allow the control
register to be programmed. These pins are controlled by CS, RD, and WR. The logic high/low voltage levels for
these pins are determined by the VDRIVE input.
11
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines what voltage the parallel interface of
the AD7934-6 operates. This pin should be decoupled to DGND. The voltage at this pin can be different to that
at VDD, but should never exceed VDD by more than 0.3 V.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7934-6. This pin should
connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same
potential, and must not be more than 0.3 V apart, even on a transient basis.
13
DB8/HBEN
Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is
controlled by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low,
the low byte of data written to or read from the AD7934-6 is on DB0 to DB7. When HBEN is high, the top four
bits of the data being written to or read from the AD7934-6 are on DB0 to DB3. When reading from the device,
DB4 and DB5 of the high byte contain the ID of the channel corresponding to the conversion result (see the
channel address bits in Table 9). DB6 and DB7 are always 0. When writing to the device, DB4 to DB7 of the high
byte must all be 0s.
14 to 16
DB9 to DB11
Data Bits 9 to 11. Three-state parallel digital I/O pins that provide the conversion result and allow the control
register to be programmed in word mode. These pins are controlled by CS, RD, and WR. The logic high/low
voltage levels for these pins are determined by the VDRIVE input.
17
BUSY
Busy Output. Logic output indicating the status of the conversion. The BUSY output goes high following the
falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete
and the result is available in the output register, the BUSY output goes low. The track-and-hold returns to track
mode just prior to the falling edge of BUSY, on the 13th rising edge of SCLK (see Figure 34).
18
CLKIN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7934-6 takes 13 clock cycles + t2. The frequency of the master clock input therefore determines the
conversion time and achievable throughput rate. The CLKIN signal can be a continuous or burst clock.
19
CONVST
Conversion Start Input. A falling edge on CONVST is used to initiate a conversion. The track-and-hold goes
from track to hold mode on the falling edge of CONVST, and the conversion process is initiated at this point.
Following power-down, when operating in the autoshutdown or autostandby mode, a rising edge on
CONVST is used to power up the device.
20
WR
Write Input. Active low logic input used in conjunction with CS to write data to the control register.


Codice articolo simile - AD7934BRUZ-6REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7934BRUZ-6REEL7 AD-AD7934BRUZ-6REEL7 Datasheet
617Kb / 29P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
More results

Descrizione simile - AD7934BRUZ-6REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7934-6 AD-AD7934-6_15 Datasheet
711Kb / 28P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
REV. B
AD7934-6 AD-AD7934-6_17 Datasheet
617Kb / 29P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7938-6 AD-AD7938-6_17 Datasheet
819Kb / 33P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
AD7938-6 AD-AD7938-6 Datasheet
762Kb / 32P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
REV. 0
AD7938-6 AD-AD7938-6_15 Datasheet
599Kb / 32P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
REV. C
AD7923 AD-AD7923_15 Datasheet
381Kb / 24P
   4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. D
AD7923 AD-AD7923 Datasheet
430Kb / 20P
   4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. 0
AD7923 AD-AD7923_11 Datasheet
380Kb / 24P
   4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. C
AD7923 AD-AD7923_17 Datasheet
423Kb / 25P
   4-Channel, 200 kSPS 12-Bit ADC Sequencer in 16-Lead TSSOP
AD7927 AD-AD7927 Datasheet
276Kb / 20P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com