Motore di ricerca datesheet componenti elettronici |
|
ADP1621ARMZ Scheda tecnica(PDF) 4 Page - Analog Devices |
|
ADP1621ARMZ Scheda tecnica(HTML) 4 Page - Analog Devices |
4 / 32 page ADP1621 Rev. A | Page 4 of 32 Parameter Symbol Conditions Min Typ Max Unit GATE DRIVER GATE Rise Time9 tR CGATE = 3.3 nF 17 ns GATE Fall Time9 tF CGATE = 3.3 nF 13 ns 1 The maximum input voltage is the shunt regulation voltage, which is typically 5.5 V and can range from 5.3 V to 6.0 V over the specified temperature range. 2 The ADP1621 is tested in a feedback servo loop, which servos VFB to the internal reference voltage. The voltage change in FB is measured while VIN is changed from 2.9 V to 5 V. The line regulation is calculated by (∆VFB/VFB) × 100%/∆VIN. 3 The ADP1621 is tested in a feedback servo loop, which servos VFB to the internal reference voltage, and VCOMP is forced from 1.4 V to 1.5 V. The VCOMP range is (1.0 V ≤ VCOMP ≤ 2.0 V). 4 The peak slope-compensation current at the CS pin is typically 70 μA, and effectively clamped at 116 mV. Thus, RS should not exceed 1.6 kΩ (116 mV/70 μA). 5 Guaranteed by design for thermal shutdown. When the thermal junction temperature of the ADP1621 reaches approximately 150°C, the ADP1621 goes into thermal shutdown and the GATE voltage is pulled low. When the junction temperature drops below about 140°C, the soft start sequence is initiated and the ADP1621 resumes normal operation. 6 fOSC is the natural oscillation frequency, fSYNC is the synchronization frequency, and fSW is the switching frequency. If synchronization is used, then fSW = fSYNC; otherwise, fSW = fOSC. 7 Guaranteed by design and bench characterization. 8 To ensure proper synchronization operation, set the synchronization frequency, fSYNC, to 1.2× of the free-running frequency, fOSC. Although the switching frequency can be synchronized to as high as 1.8 MHz, the peak slope-compensation current decreases at higher synchronization frequencies. It is recommended that the maximum fSYNC be less than 1.4× of fOSC and should not exceed 1.8 MHz. The slope-compensation resistor, RS, should be chosen for the synchronization frequency (see the Slope Compensation section in the Application Information: Boost Converter section). 9 GATE rise and fall times are measured from 10% to 90% levels. |
Codice articolo simile - ADP1621ARMZ |
|
Descrizione simile - ADP1621ARMZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |