Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9911BCPZ-REEL7 Scheda tecnica(PDF) 11 Page - Analog Devices

Il numero della parte AD9911BCPZ-REEL7
Spiegazioni elettronici  500 MSPS Direct Digital Synthesizer with 10-Bit DAC
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9911BCPZ-REEL7 Scheda tecnica(HTML) 11 Page - Analog Devices

Back Button AD9911BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 10Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 11Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 12Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 13Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 14Page - Analog Devices AD9911BCPZ-REEL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 44 page
background image
AD9911
Rev. 0 | Page 11 of 44
Pin No.
Mnemonic
I/O
Description
6, 10, 12, 16, 28, 32
NC
N/A
No Connection. Analog Devices recommends leaving these pins floating.
40, 41, 42, 43
P0, P1, P2, P3
I
These data pins are used for modulation (FSK, PSK, ASK), start/stop for the sweep
accumulator, and ramping up/down the output amplitude. Any toggle of these data
inputs is equivalent to an I/O_UPDATE. The data is synchronous to the SYNC_CLK (Pin
54). The data inputs must meet the set-up and hold time requirements to the
SYNC_CLK. This guarantees a fixed pipeline delay of data to the DAC output;
otherwise, a ±1 SYNC_CLK period of uncertainty occurs. The functionality of these
pins is controlled by profile pin configuration (PPC) bits in Register FR1 <12:14>.
46
I/O_UPDATE
I
A rising edge triggers data transfer from the I/O port buffer to active registers.
I/O_UPDATE is synchronous to the SYNC_CLK (Pin 54). I/O_UPDATE must meet the
set-up and hold time requirements to the SYNC_CLK to guarantee a fixed pipeline
delay of data to DAC output. If not, a ±1 SYNC_CLK period of uncertainty occurs. The
minimum pulse width is one SYNC_CLK period.
47
CS
I
The active low chip select allows multiple devices to share a common I/O bus (SPI).
48
SCLK
I
Data Clock for I/O Operations. Data bits are written on the rising edge of SCLK and
read on the falling edge of SCLK.
49
DVDD_I/O
I
3.3 V Digital Power Supply for SPI Port and Digital I/O.
50
SDIO_0
I/O
Data pin SDIO_0 is dedicated to the I/O port only.
51, 52, 53
SDIO_1, SDIO_2,
SDIO_3
I/O
Data pins SDIO_1:3 can be used for the I/O port or to initiate a ramp up/ramp down
(RU/RD) of the DAC output amplitude.
54
SYNC_CLK
O
The SYNC_CLK, which runs at ¼ the system clock rate, can be disabled. I/O_UPDATE
and profile changes (Pin 40 to Pin 43) are synchronous to the SYNC_CLK. To guarantee
a fixed pipeline delay of data to DAC output, I/O_UPDATE and profile changes (Pin 40
to Pin 43) must meet the set-up and hold time requirements to the rising edge of
SYNC_CLK. If not, a ±1 SYNC_CLK period of uncertainty exists.


Codice articolo simile - AD9911BCPZ-REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9911BCPZ-REEL7 AD-AD9911BCPZ-REEL7 Datasheet
879Kb / 41P
   500 MSPS Direct Digital Synthesizer 10-Bit DAC
More results

Descrizione simile - AD9911BCPZ-REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9911 AD-AD9911_15 Datasheet
944Kb / 44P
   500 MSPS Direct Digital Synthesizer with 10-Bit DAC
REV. 0
AD9911 AD-AD9911_16 Datasheet
879Kb / 41P
   500 MSPS Direct Digital Synthesizer 10-Bit DAC
AD9913 AD-AD9913 Datasheet
690Kb / 32P
   Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
REV. 0
logo
NXP Semiconductors
TDA8776 PHILIPS-TDA8776 Datasheet
153Kb / 20P
   10-bit, 500 Msps Digital-to-Analog Converter DAC
1996 Jun 04
logo
Analog Devices
AD9912BCPZ AD-AD9912BCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9914 AD-AD9914 Datasheet
898Kb / 48P
   3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
REV. C
AD9914S AD-AD9914S Datasheet
1Mb / 17P
   3.5 GPSP Direct Digital Synthesizer with 12-Bit DAC
Rev. 0
AD9912ABCPZ AD-AD9912ABCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9859 AD-AD9859_09 Datasheet
484Kb / 24P
   400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
AD9859 AD-AD9859_15 Datasheet
484Kb / 24P
   400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com