Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

WV3HG64M72EER-D7 Scheda tecnica(PDF) 6 Page - White Electronic Designs Corporation

Il numero della parte WV3HG64M72EER-D7
Spiegazioni elettronici  512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WEDC [White Electronic Designs Corporation]
Homepage  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG64M72EER-D7 Scheda tecnica(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG64M72EER-D7 Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 9Page - White Electronic Designs Corporation WV3HG64M72EER-D7 Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WV3HG64M72EER-D7
February 2006
Rev. 2
PRELIMINARY
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only; TA = 0°C, VCC = 1.9V
Symbol
Parameter
Condition
806
665
534
403
Unit
ICC0*
Operating one bank
active-precharge;
tCK = tCK(DD); tRC = tRC(I
CC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH
between valid commands; Address bus inputs are SWITCHING; Data bus
inputs are SWITCHING
TBD
TBD
1120
1120
mA
ICC1*
Operating one
bank active-read-
precharge;
IOUT = 0mA; BL = 4; CL = CL(ICC); tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC);
CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data bus inputs are SWITCHING; Data pattern is same as ICC4W.
TBD
TBD
1255
1255
mA
ICC2P**
Precharge power-
down current;
All banks idle; tCK = tCK(I
CC); CKE is LOW; Other control and address bus inputs
are STABLE; Data bus inputs are FLOATING
TBD
TBD
472
472
mA
ICC2Q**
Precharge quite
standby current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING
TBD
TBD
670
670
mA
ICC2N**
Precharge standby
current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control and
address bus inputs are STABLE; Data bus inputs are SWITCHING
TBD
TBD
715
715
mA
ICC3P**
Active power-down
current;
All banks open; tCK = tCK(I
CC), CKE is LOW; Other control
and address bus inputs are STABLE; Data bus inputs are
FLOATING
Fast PDN Exit
MRS(12) = 0
TBD
TBD
670
670
mA
Slow PDN Exit
MRS(12) = 1
TBD
TBD
508
508
mA
ICC3N**
Active standby
current;
All banks open; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH,
CS# is HIGH between valid commands; Other control and address bus inputs
are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
850
850
mA
ICC4W*
Operating burst
write current;
All banks open; Continuous burst writes; BL = 4; CL = CL(ICC); AL = 0; tCK =
tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
TBD
1480
1390
mA
ICC4R*
Operating burst
read current;
All banks open; Continuous burst reads; TOUT = 0mA; BL = 4; CL = CL(ICC);
AL = 0; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING; Data
pattern is same as ICC4W.
TBD
TBD
1525
1390
mA
ICC5**
Burst auto refresh
current;
tCK = tCK(I
CC); Refresh command at every tRC(ICC) interval; CKE is HIGH; CS#
is HIGH between valid commands; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
1660
1660
mA
ICC6**
Self refresh current;
CK and CK# at 0V; CKE < 0.2V; Other control and address
bus inputs are FLOATING; Data bus inputs are FLOATING
Normal
TBD
TBD
472
472
mA
ICC7*
Operating bank
interleave read
current;
All bank interleaving reads; IOUT = 0mA; BL = 4; CL = CL(ICC); AL = tRCD(I
CC)
- 1*tCK(I
CC); tCK = tCK(ICC); tRC = tRC(ICC); tRRD = tRRD MIN(ICC) = 1*tCK(ICC); CKE is
HIGH; CS# is HIGH between valid commands; Address bus inputs are STABLE
during DESELECTs; Data bus inputs are SWITCHING
TBD
TBD
2380
2380
mA
Notes:
ICC specification is based on SAMSUNG components. Other DRAM manufacturers specification may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P ( CKE LOW) mode.
** Value calculated reflects all module ranks in this operating condition.


Codice articolo simile - WV3HG64M72EER-D7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
White Electronic Design...
WV3HG64M72EER-D6 WEDC-WV3HG64M72EER-D6 Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
More results

Descrizione simile - WV3HG64M72EER-D7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
White Electronic Design...
W3HG64M72EER-AD7 WEDC-W3HG64M72EER-AD7 Datasheet
195Kb / 14P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
WV3HG64M72EER-D6 WEDC-WV3HG64M72EER-D6 Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
WV3HG64M72EER-PD4 WEDC-WV3HG64M72EER-PD4 Datasheet
195Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG64M72AER-AD6 WEDC-WV3HG64M72AER-AD6 Datasheet
161Kb / 10P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
WV3HG64M72EEU-PD4 WEDC-WV3HG64M72EEU-PD4 Datasheet
150Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM, UNBUFFERED SO-DIMM, w/PLL
W3EG7266S-D3 WEDC-W3EG7266S-D3 Datasheet
172Kb / 12P
   512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 WEDC-W3EG7263S-D3 Datasheet
219Kb / 13P
   512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
logo
Elpida Memory
EBE51AD8AGFA ELPIDA-EBE51AD8AGFA Datasheet
212Kb / 23P
   512MB Registered DDR2 SDRAM DIMM
EBE51RC4AAFA ELPIDA-EBE51RC4AAFA Datasheet
203Kb / 22P
   512MB Registered DDR2 SDRAM DIMM
EBE51RD8AJFA ELPIDA-EBE51RD8AJFA Datasheet
259Kb / 30P
   512MB Registered DDR2 SDRAM DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com