Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

GS8170LW36AC-350 Scheda tecnica(PDF) 4 Page - GSI Technology

Il numero della parte GS8170LW36AC-350
Spiegazioni elettronici  18Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8170LW36AC-350 Scheda tecnica(HTML) 4 Page - GSI Technology

  GS8170LW36AC-350 Datasheet HTML 1Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 2Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 3Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 4Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 5Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 6Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 7Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 8Page - GSI Technology GS8170LW36AC-350 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
GS8170LW36/72AC-350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
4/32
© 2003, GSI Technology
Operation Control
All address, data and control inputs (with the exception of EP2, EP3, ZQ, and the mode pins, L6, M6, and J6) are synchronized to
rising clock edges. Data in is captured on both rising and falling edges of CK. Read and write operations must be initiated with the
Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of
the Chip Enable inputs (E1, E2, and E3). Deassertion of any one of the Enable inputs will deactivate the device. It should be noted
that ONLY deactivation of the RAM via E2 and/or E3 deactivates the Echo Clocks, CQ1–CQ2.
Pin Description Table
Symbol
Description
Type
Comments
A
Address
Input
ADV
Advance
Input
Active High
Bx
Byte Write Enable
Input
Active Low
W
Write Enable
Input
Active Low
E1
Chip Enable
Input
Active Low
E2 & E3
Chip Enable
Input
Programmable Active High or Low
EP2 & EP3
Chip Enable Program Pin
Mode Input
To be tied directly to VDD, VDDQ or VSS
CK
Clock
Input
Active High
CQ, CQ
Echo Clock
Output
Three State - Deselect via E2 or E3 False
DQ
Data I/O
Input/Output
Three State
MCH
Must Connect High
Input
Active High
To be tied directly to VDD or VDDQ
MCL
Must Connect Low
Input
Active Low
To be tied directly to VSS
ZQ
Output Impedance Control
Mode Input
Low = Low Impedance [High Drive]
High = High Impedance [Low Drive]
To be tied directly to VDDQ or VSS
TCK
Test Clock
Input
Active High
TDI
Test Data In
Input
TDO
Test Data Out
Output
TMS
Test Mode Select
Input
NC
No Connect
Not connected to die or any other pin
VDD
Core Power Supply
Input
1.8 V Nominal
VDDQ
Output Driver Power Supply
Input
1.8 V Nominal
VSS
Ground
Input


Codice articolo simile - GS8170LW36AC-350

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS8170LW36 GSI-GS8170LW36 Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW36C-200 GSI-GS8170LW36C-200 Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW36C-200I GSI-GS8170LW36C-200I Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW36C-250 GSI-GS8170LW36C-250 Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW36C-250I GSI-GS8170LW36C-250I Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
More results

Descrizione simile - GS8170LW36AC-350

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS8330LW36C GSI-GS8330LW36C Datasheet
579Kb / 30P
   36Mb 誇1x1Lp CMOS I/O Late Write SigmaRAM
GS8170LW36 GSI-GS8170LW36 Datasheet
884Kb / 27P
   18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM
GS8170DW36AC GSI-GS8170DW36AC Datasheet
1,004Kb / 32P
   18Mb 誇1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW36C GSI-GS8170DW36C Datasheet
1Mb / 27P
   18Mb 誇1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8171DW36AC GSI-GS8171DW36AC Datasheet
1,007Kb / 33P
   18Mb 誇1x1Dp HSTL I/O Double Late Write SigmaRAM
GS8170DD36C GSI-GS8170DD36C Datasheet
716Kb / 29P
   18Mb 誇1x2Lp CMOS I/O Double Data Rate SigmaRAM
GS8330DW36 GSI-GS8330DW36 Datasheet
583Kb / 30P
   Double Late Write SigmaRAM
logo
Motorola, Inc
MCM69L738A MOTOROLA-MCM69L738A Datasheet
212Kb / 20P
   4M Late Write 2.5 V I/O
MCM69R738C MOTOROLA-MCM69R738C Datasheet
511Kb / 20P
   4M Late Write 2.5 V I/O
MCM69R738A MOTOROLA-MCM69R738A Datasheet
213Kb / 20P
   4M Late Write 2.5 V I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com