Motore di ricerca datesheet componenti elettronici |
|
ISD91300 Scheda tecnica(PDF) 5 Page - Nuvoton Technology Corporation |
|
ISD91300 Scheda tecnica(HTML) 5 Page - Nuvoton Technology Corporation |
5 / 27 page ISD91300 Series Datasheet Release Date: Mar 22, 2019 - 5 - Revision V1.1 Input only with high impendence – TTL/Schmitt trigger input selectable. – I/O pin can be configured as interrupt source with edge/level setting. – Switchable pull-up. Audio Analog to Digital converter – Sigma Delta ADC with configurable decimation filter and 16 bit output. – 90dB Signal-to-Noise (SNR) performance. – Programmable gain amplifier with 32 steps from -12 to 35.25dB in 0.75dB steps. – Boost gain stage of 26dB, giving maximum total gain of 61dB. – Input selectable from dedicated MIC pins or analog enabled GPIO. – Programmable biquad filter to support multiple sample rates from 8-32kHz. – DMA support for minimal CPU intervention. Differential Audio PWM Output (DPWM) – Direct connection of speaker – 1W drive capability into 8Ω load. – High efficiency 88% – Configurable up-sampling to support sample rates from 8-32kHz. – DMA support for minimal CPU intervention. Timers – Two timers with 8-bit pre-scaler and 24-bit resolution. – Counter auto reload. Watch Dog Timer – Default ON/OFF by configuration setting – Multiple clock sources – 8 selectable time out period from micro seconds to seconds (depending on clock source) – WDT can wake up sleep. – Interrupt or reset selectable on watchdog time-out. RTC – Real Time Clock counter (second, minute, hour) and calendar counter (day, month, year) – Alarm registers (second, minute, hour, day, month, year) – Selectable 12-hour or 24-hour mode – Automatic leap year recognition – Time tick and alarm interrupts. – Device wake up function. – Supports software compensation of crystal frequency by compensation register (FCR) PWM/Capture – Six 16-bit PWM generators provide six single ended PWM outputs or three complementary paired PWM outputs. – The PWM generator equipped with a clock source selector, a clock divider, an 8-bit pre-scaler and Dead-Zone generator for complementary paired PWM. – PWM interrupt synchronous to PWM period. – 16-bit digital Capture timers (shared with PWM timers) provide rising/falling capture inputs. – Support Capture interrupt |
Codice articolo simile - ISD91300 |
|
Descrizione simile - ISD91300 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |