Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

X1243S8 Scheda tecnica(PDF) 7 Page - Intersil Corporation

Il numero della parte X1243S8
Spiegazioni elettronici  Real Time Clock/Calendar/Alarm with EEPROM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X1243S8 Scheda tecnica(HTML) 7 Page - Intersil Corporation

Back Button X1243S8 Datasheet HTML 3Page - Intersil Corporation X1243S8 Datasheet HTML 4Page - Intersil Corporation X1243S8 Datasheet HTML 5Page - Intersil Corporation X1243S8 Datasheet HTML 6Page - Intersil Corporation X1243S8 Datasheet HTML 7Page - Intersil Corporation X1243S8 Datasheet HTML 8Page - Intersil Corporation X1243S8 Datasheet HTML 9Page - Intersil Corporation X1243S8 Datasheet HTML 10Page - Intersil Corporation X1243S8 Datasheet HTML 11Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
7
FN8249.0
April 28, 2005
Clock and Data
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are reserved for
indicating start and stop conditions. See Figure 3.
Start Condition
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
device continuously monitors the SDA and
SCL lines for the start condition and will not respond to any
command until this condition has been met. See Figure 4.
Stop Condition
All communications must be terminated by a stop con-dition,
which is a LOW to HIGH transition of SDA when SCL is
HIGH. The stop condition is also used to place the device
into the Standby power mode after a read sequence. A stop
condition can only be issued after the transmitting device
has released the bus Refer to Figure 4.
Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting eight
bits. During the ninth clock cycle, the receiver will pull the
SDA line LOW to acknowledge that it received the eight bits
of data. Refer to Figure 5.
The device will respond with an acknowledge after rec-
ognition of a start condition and if the correct Device Identier
and Select bits are contained in the Slave Address Byte. If a
write operation is selected, the device will respond with an
acknowledge after the receipt of each subsequent eight bit
word. The device will acknowledge all incoming data and
address bytes, except for:
- The Slave Address Byte when the Device Identier
and/or Select bits are incorrect
- All Data Bytes of a write when the WEL in the Write
Protect Register is LOW
- The 2nd Data Byte of a Register Write Operation (when
only 1 data byte is allowed)
In the read mode, the device will transmit eight bits of data,
release the SDA line, then monitor the line for an
acknowledge. If an acknowledge is detected and no stop
condition is generated by the master, the device will continue
to transmit data. The device will terminate further data
transmissions if an acknowledge is not detected. The master
must then issue a stop condition to return the device to
Standby mode and place the device into a known state.
Write Operations
Byte Write
For a byte write operation (Refer to Figure 13), the device
requires the Slave Address Byte and the Word Address
Bytes. This gives the master access to any one of the words
in the array or CCR. (Note: Prior to writing to the CCR, the
master must write a 02h, then 06h to the status register in
preceding operations to enable the write operation. See
“Writing to the Clock/ Control Registers” on page 6.) Upon
receipt of each address byte, the X1243 responds with an
acknowl-edge. After receiving both address bytes the X1243
awaits the eight bits of data. After receiving the 8 data bits,
the X1243 again responds with an acknowledge. The master
then terminates the transfer by generating a stop condition.
The X1243 then begins an internal write cycle of the data to
the nonvolatile memory. Dur-ing the internal write cycle, the
device inputs are dis-abled, so the device will not respond to
any requests from the master. The SDA output is at high
impedance. See Figure 6.
A write to a protected block of memory is ignored, but will still
receive an acknowledge. At the end of the write command,
the X1243 will not initiate an internal write cycle, and will
continue to ACK commands.
SCL
SDA
Start
Stop
FIGURE 4. VALID START AND STOP CONDITIONS
X1243


Codice articolo simile - X1243S8

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Xicor Inc.
X1243S8 XICOR-X1243S8 Datasheet
90Kb / 18P
   Real Time Clock/Calendar/Alarm with EEPROM
X1243S8I XICOR-X1243S8I Datasheet
90Kb / 18P
   Real Time Clock/Calendar/Alarm with EEPROM
More results

Descrizione simile - X1243S8

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Xicor Inc.
X1243 XICOR-X1243 Datasheet
90Kb / 18P
   Real Time Clock/Calendar/Alarm with EEPROM
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027_10 Datasheet
390Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1240 XICOR-X1240 Datasheet
74Kb / 19P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027 Datasheet
414Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Renesas Technology Corp
ISL12027 RENESAS-ISL12027 Datasheet
1Mb / 29P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12026 INTERSIL-ISL12026 Datasheet
381Kb / 24P
   Real Time Clock/Calendar with EEPROM
ISL12029 INTERSIL-ISL12029 Datasheet
426Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1226 XICOR-X1226 Datasheet
420Kb / 24P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12028 INTERSIL-ISL12028 Datasheet
423Kb / 28P
   Real Time Clock/Calendar with EEPROM
X1226 INTERSIL-X1226_06 Datasheet
372Kb / 25P
   Real Time Clock/Calendar with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com