Motore di ricerca datesheet componenti elettronici |
|
AM29BDS643D Scheda tecnica(PDF) 9 Page - Advanced Micro Devices |
|
AM29BDS643D Scheda tecnica(HTML) 9 Page - Advanced Micro Devices |
9 / 46 page Am29BDS643D 9 PRELI M INARY DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register it- self does not occupy any addressable memory loca- tion. The register is composed of latches that store the commands, along with the address and data informa- tion needed to execute the command. The contents of the register serve as inputs to the internal state ma- chine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail. Table 1. Device Bus Operations Legend: L = Logic 0, H = Logic 1, X = Don’t Care. Requirements for Asynchronous Read Operation (Non-Burst) To read data from the memory array, the system must first assert a valid address on A/DQ0–A/DQ15 and A16–A21, while driving AVD# and CE# to VIL. WE# should remain at VIH. Note that CLK must remain low for asynchronous read operations. The rising edge of AVD# latches the address, after which the system can d r iv e OE# t o V IL . T h e da ta will appe ar on A/DQ0–A/DQ15. Since the memory array is divided into two banks, each bank remains enabled for read access until the command register contents are altered. Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable access time (tCE) is the delay from the stable addresses and stable CE# to valid data at the outputs. The output enable access time (tOE) is the delay from the falling edge of OE# to valid data at the output. The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. Requirements for Synchronous (Burst) Read Operation The device is capable of continuous, sequential (linear) burst operation. However, when the device first powers up, it is enabled for asynchronous read operation. The device will automatically be enabled for burst mode on the first rising edge on the CLK input, while AVD# is held low for one clock cycle. Prior to activating the clock signal, the system should determine how many wait states are desired for the initial word (tIACC) of each burst session. The system would then write the Set Wait Count command sequence (see “Programmable Wait State”). The system may optionally activate the PS mode (see “Power Saving Function”) by writing the Enable PS Mode command sequence at this time, but note that the PS mode can only be disabled by a hard- ware reset. (See “Command Definitions” for further details). The initial word is output tIACC after the rising edge of the first CLK cycle. Subsequent words are output tBACC Operation CE# OE# WE# A16–21 A/DQ0–15 RESET# CLK AVD# Asynchronous Read L L H Addr In I/O H L Write L H L Addr In I/O H L Standby (CE#) H X X HIGH Z HIGH Z H X X Hardware Reset X X X HIGH Z HIGH Z L X X Burst Read Operations Load Starting Burst Address L H H Addr In Addr In H Advance Burst to next address with appropriate Data presented on the Data Bus LLH HIGH Z Burst Data Out HH Terminate current Burst read cycle H X H HIGH Z HIGH Z H X Terminate current Burst read cycle via RESET# X X H HIGH Z HIGH Z L X X Terminate current Burst read cycle and start new Burst read cycle L H H HIGH Z I/O H |
Codice articolo simile - AM29BDS643D |
|
Descrizione simile - AM29BDS643D |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |