Motore di ricerca datesheet componenti elettronici |
|
KMM53216004CKG Scheda tecnica(PDF) 7 Page - Samsung semiconductor |
|
KMM53216004CKG Scheda tecnica(HTML) 7 Page - Samsung semiconductor |
7 / 21 page DRAM MODULE KMM53216004CK/CKG Test condition : Vih/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V, output loading CL=100pF Parameter Symbol -5 -6 Unit Note Min Max Min Max Hyper page mode cycle time tHPC 20 25 ns 11 CAS precharge time (Hyper page cycle) tCP 8 10 ns RAS pulse width (Hyper page cycle) tRASP 50 200K 60 200K ns RAS hold time from CAS precharge tRHCP 30 35 ns W to RAS precharge time(C-B-R refresh) tWRP 10 10 ns W to RAS hold time(C-B-R refresh) tWRH 10 10 ns Output data hold time tDOH 5 5 ns Output buffer turn off delay from RAS tREZ 3 13 3 15 ns 6,12 Output buffer turn off delay from W tWEZ 3 13 3 15 ns 6 W to data delay tWED 15 15 ns W pulse width tWPE 5 5 ns AC CHARACTERISTICS (0 °C≤TA≤70°C, Vcc=5.0V±10%. See notes 1,2.) NOTES An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved. Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transi- tion times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. Measured with a load equivalent to 2 TTL loads and 100pF. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC. Assumes that tRCD ≥tRCD(max). This parameter defines the time at which the output achieves the open circuit and is not referenced for VOH or VOL. tWCS is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If tWCS ≥tWCS(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. Either tRCH or tRRH must be satisfied for a read cycle. These parameters are referenced to the CAS leading edge in early write cycles. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as reference point only. If tRAD is greater than the specified tRAD(max) limit access time is controlled by tAA. tASC ≥6ns, Assume tT=2.0ns. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going , the open circuit condition of the output is achieved by RAS going. 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. |
Codice articolo simile - KMM53216004CKG |
|
Descrizione simile - KMM53216004CKG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |