MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

2–1

REV 1

12/93

Dual ECL Output Comparator

With Latch

The MC10E1652 is functionally and pin-for-pin compatible with the

MC10E1651 and thus the MC1651 in the MECL III

™ family, but is

fabricated using Motorola’s advanced MOSAIC III

™ process and is output

compatible with 10H logic devices. In addition, the device is available in

both a 16-pin DIP and a 20-pin surface mount package. However, the

MC10E1652 provides user programmable hysteresis.

The latch enable (LENa and LENb) input pins operate from standard

ECL 10H

™ logic levels. When the latch enable is at a logic high level the

MC10E1652 acts as a comparator, hence Q will be at a logic high level if

V1 > V2 (V1 is more positive than V2). Q is the complement of Q. When

the latch enable input goes to a low logic level, the outputs are latched in

their present state, providing the latch enable setup and hold time

constraints are met. The level of input hysteresis is controlled by applying

a bias voltage to the HYS pin.

Qa

Qa

LENa

V2a

V1a

Qb

Qb

LENb

V2b

V1b

LOGIC DIAGRAM

VEE = –5.2 V

VCC = +5.0 V

HYS

FN SUFFIX

PLASTIC PACKAGE

CASE 775-02

MC10E1652

DUAL ECL OUTPUT

COMPARATOR

WITH LATCH

L SUFFIX

CERAMIC PACKAGE

CASE 620-10

FUNCTION TABLE

LEN

V1, V2

Function

H

H

L

V1 > V2

V1 < V2

X

H

L

Latched