CY7C1563XV18 datasheet(10/29 Pages) CYPRESS

Il numero della parte	CY7C1563XV18

Spiegazioni elettronici	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

Download	29 Pages

Scroll/Zoom	100%

Produttore elettronici	CYPRESS [Cypress Semiconductor]

Homepage	http://www.cypress.com

Logo

10 / 29 page

Document Number: 001-70205 Rev. *G

Page 10 of 29

CY7C1563XV18/CY7C1565XV18

Write Cycle Descriptions

The write cycle description table for CY7C1565XV18 follows. [11, 12]

BWS0 BWS1 BWS2 BWS3

K

Comments

LLLL

L–H

–

During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

LLLL

–

L–H During the data portion of a write sequence, all four bytes (D[35:0]) are written into

the device.

L

H

L–H

–

During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

L

H

–

L–H During the data portion of a write sequence, only the lower byte (D[8:0]) is written

into the device. D[35:9] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[17:9]) is written into

the device. D[8:0] and D[35:18] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[17:9]) is written into

the device. D[8:0] and D[35:18] remains unaltered.

H

L

H

L–H

–

During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

H

–

L–H During the data portion of a write sequence, only the byte (D[26:18]) is written into

the device. D[17:0] and D[35:27] remains unaltered.

H

L

L–H

–

During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

H

L

–

L–H During the data portion of a write sequence, only the byte (D[35:27]) is written into

the device. D[26:0] remains unaltered.

HHHH

L–H

–

No data is written into the device during this portion of a write operation.

HHHH

–

L–H No data is written into the device during this portion of a write operation.

Notes

11. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,

represents rising edge.

12. Is based on a write cycle that was initiated in accordance with above Truth Table on page 9. BWS0, BWS1 can be altered on different portions of a write cycle, as long

as the setup and hold requirements are achieved.

Codice articolo simile - CY7C1563XV18

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Cypress Semiconductor	CY7C1563XV18-600BZXC	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1563XV18-633BZXC	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

More results

Descrizione simile - CY7C1563XV18

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Cypress Semiconductor	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1562XV18	869Kb / 29P	72-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C2563XV18	614Kb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C15632KV18	783Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C15632KV18	760Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1263XV18	1Mb / 30P	36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1161KV18	881Kb / 29P	18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1263KV18	887Kb / 30P	36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1663KV18	779Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1543KV18	869Kb / 29P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)

More results

CY7C1563XV18 Scheda tecnica(PDF) 10 Page - Cypress Semiconductor

CY7C1563XV18 Scheda tecnica(HTML) 10 Page - Cypress Semiconductor

Codice articolo simile - CY7C1563XV18

Descrizione simile - CY7C1563XV18

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Scheda tecnica Scarica

Link URL