Motore di ricerca datesheet componenti elettronici |
|
FM24C128 Scheda tecnica(PDF) 6 Page - Fairchild Semiconductor |
|
FM24C128 Scheda tecnica(HTML) 6 Page - Fairchild Semiconductor |
6 / 13 page 6 www.fairchildsemi.com FM24C128 Rev. B.1 SDA SCL Master Transmitter/ Receiver Slave Transmitter/ Receiver Master Transmitter Slave Receiver Master Transmitter/ Receiver VCC VCC Typical System Configuration Note: Due to open drain configuration of SDA and SCL, a bus-level pull-up resistor is called for, (typical value = 4.7k Ω) SDA SCL STOP CONDITION START CONDITION WORD n 8th BIT ACK tWR Write Cycle Timing Note: The write cycle time (t WR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. |
Codice articolo simile - FM24C128 |
|
Descrizione simile - FM24C128 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |