Motore di ricerca datesheet componenti elettronici |
|
MRF89XA Scheda tecnica(PDF) 28 Page - Microchip Technology |
|
MRF89XA Scheda tecnica(HTML) 28 Page - Microchip Technology |
28 / 140 page MRF89XA DS70000622D-page 28 Preliminary 2010-2017 Microchip Technology Inc. TABLE 2-6: CONFIGURATION/CONTROL/STATUS REGISTER DESCRIPTION General Configuration Registers: Size – 13 Bytes, Start Address – 0x00 Register Address Register Name Register Description Related Control Functions 0x00 GCONREG General Configuration Register Transceiver mode, frequency band selection, VCO trimming, PLL frequency dividers selection 0x01 DMODREG Data and Modulation Configuration Register Modulation type, Data mode, OOK threshold type, IF gain 0x02 FDEVREG Frequency Deviation Control Register Frequency deviation in FSK Transmit mode 0x03 BRSREG Bit Rate Set Register Operational bit rate 0x04 FLTHREG Floor Threshold Control Register Floor threshold in OOK Receive mode 0x05 FIFOCREG FIFO Configuration Register FIFO size and threshold 0x06 R1CREG R1 Counter Set Register Value input for R1 counter 0x07 P1CREG P1 Counter Set Register Value input for P1 counter 0x08 S1CREG S1 Counter Set Register Value input for S1 counter 0x09 R2CREG R2 Counter Set Register Value input for R2 counter 0x0A P2CREG P2 Counter Set Register Value input for P2 counter 0x0B S2CREG S2 Counter Set Register Value input for S2 counter 0x0C PACREG Power Amplifier Control Register Ramp Control of PA regulator output voltage in OOK Interrupt Configuration Registers: Size – 3 Bytes, Start Address – 0x0D Register Address Register Name Register Description Related Control Functions 0x0D FTXRXIREG FIFO, Transmit and Receive Interrupt Request Configuration Register Interrupt request (IRQ0 and IRQ1) in Receive mode, interrupt request (IRQ1) in Transmit mode, interrupt request for FIFO full, empty and overrun 0x0E FTPRIREG FIFO Transmit PLL and RSSI Interrupt Configuration Register FIFO fill method, FIFO fill, interrupt request (IRQ0) for transmit start, interrupt request for RSSI, PLL lock enable and status 0x0F RSTHIREG RSSI Threshold Interrupt Request Configuration Register RSSI threshold for interrupt Receiver Configuration Registers: Size – 6 Bytes, Start Address – 0x10 Register Address Register Name Register Description Related Control Functions 0x10 FILCREG Filter Configuration Register Passive filter bandwidth selection, sets the receiver bandwidth (Butterworth filter) 0x11 PFCREG Polyphase Filter Configuration Register Selects the central frequency of the polyphase filter 0x12 SYNCREG Sync Control Register Enables polyphase filter (in OOK receive mode, bit synchronizer control, Sync Word recognition, Sync Word size, Sync Word error 0x13 RESVREG Reserved Register Reserved for future use |
Codice articolo simile - MRF89XA |
|
Descrizione simile - MRF89XA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |