M41ST87YMX6 datasheet(10/42 Pages) STMICROELECTRONICS

Il numero della parte	M41ST87YMX6

Spiegazioni elettronici	5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection

Download	42 Pages

Scroll/Zoom	100%

Produttore elettronici	STMICROELECTRONICS [STMicroelectronics]

Homepage	http://www.st.com

Logo

10 / 42 page

M41ST87Y, M41ST87W

10/42

Data Valid. The state of the data line represents

valid data when after a start condition, the data line

is stable for the duration of the high period of the

clock signal. The data on the line may be changed

during the Low period of the clock signal. There is

one clock pulse per bit of data.

Each data transfer is initiated with a start condition

and terminated with a stop condition. The number

of data bytes transferred between the start and

stop conditions is not limited. The information is

transmitted byte-wide and each receiver acknowl-

edges with a ninth bit.

By definition a device that gives out a message is

called “transmitter,” the receiving device that gets

the message is called “receiver.” The device that

controls the message is called “master.” The de-

vices that are controlled by the master are called

“slaves.”

Acknowledge. Each byte of eight bits is followed

by one Acknowledge Bit. This Acknowledge Bit is

a low level put on the bus by the receiver whereas

the master generates an extra acknowledge relat-

ed clock pulse. A slave receiver which is ad-

dressed is obliged to generate an acknowledge

after the reception of each byte that has been

clocked out of the slave transmitter.

The device that acknowledges has to pull down

the SDA line during the acknowledge clock pulse

in such a way that the SDA line is a stable Low dur-

ing the High period of the acknowledge related

clock pulse. Of course, setup and hold times must

be taken into account. A master receiver must sig-

nal an end of data to the slave transmitter by not

generating an acknowledge on the last byte that

has been clocked out of the slave. In this case the

transmitter must leave the data line High to enable

the master to generate the STOP condition.

Figure 6. Serial Bus Data Transfer Sequence

Figure 7. Acknowledgement Sequence

AI00587

DATA

CLOCK

DATA LINE

STABLE

DATA VALID

START

CONDITION

CHANGE OF

DATA ALLOWED

STOP

CONDITION

AI00601

DATA OUTPUT

BY RECEIVER

DATA OUTPUT

BY TRANSMITTER

SCL FROM

MASTER

START

CLOCK PULSE FOR

ACKNOWLEDGEMENT

12

89

MSB

LSB

Codice articolo simile - M41ST87YMX6

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
STMicroelectronics	M41ST87YMX6	461Kb / 48P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST87YMX6	695Kb / 52P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST87YMX6F	695Kb / 52P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST87YMX6TR	461Kb / 48P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM

More results

Descrizione simile - M41ST87YMX6

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
STMicroelectronics	M41ST87Y	461Kb / 48P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST87W	787Kb / 54P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST87Y	695Kb / 52P	5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
	M41ST85Y	530Kb / 34P	5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR
	M41ST95W	545Kb / 35P	5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor
	M41ST85W	450Kb / 43P	3.0/3.3 V I2C combination serial RTC, NVRAM supervisor and microprocessor supervisor
	M41ST85W	369Kb / 41P	3.0/3.3V I2C combination serial RTC, NVRAM supervisor and microprocessor supervisor
	M41ST85W	606Kb / 34P	3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor
	M41ST84Y	452Kb / 31P	5.0 or 3.0V, 512 bit 64 x 8 SERIAL RTC with SUPERVISORY FUNCTIONS
	M48T201Y	317Kb / 37P	5.0 or 3.3 V TIMEKEEPER짰 supervisor

More results

M41ST87YMX6 Scheda tecnica(PDF) 10 Page - STMicroelectronics

M41ST87YMX6 Scheda tecnica(HTML) 10 Page - STMicroelectronics

Codice articolo simile - M41ST87YMX6

Descrizione simile - M41ST87YMX6

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Scheda tecnica Scarica

Link URL