Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HT82A525R Scheda tecnica(PDF) 38 Page - Holtek Semiconductor Inc

Il numero della parte HT82A525R
Spiegazioni elettronici  I/O Type USB 8-Bit OTP MCU with SPI
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  HOLTEK [Holtek Semiconductor Inc]
Homepage  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82A525R Scheda tecnica(HTML) 38 Page - Holtek Semiconductor Inc

Back Button HT82A525R_16 Datasheet HTML 34Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 35Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 36Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 37Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 38Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 39Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 40Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 41Page - Holtek Semiconductor Inc HT82A525R_16 Datasheet HTML 42Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 71 page
background image
If the PDMA bit is cleared to zero and the SDMAEN bit in the MISC register is set high, then the
serial DMA function will be enabled. The SBDR1 data of the SPI1 or the SBDR2 data of the SPI2,
selected by the SDMSEL bit in the MISC register, will be written to FIFO3.
Serial DMA
In the Serial DMA mode, the SPI1 or SPI2 data, selected by SDMASEL bit, can be written to FIFO3
directly.
SCLK is pin shared with the PB0 pin and used as the clock output for serial or parallel DMA function.
The clock output function is controlled by the SCLKEN and CLKAUTOB bits in the CLK register.
The clock output frequency, (12, 16, 24, 6, 8, 4, 3, 2 MHz), is selected by the FSCLK by configuration
option.
If the SBEN, SDMAEN bits are set high, and PDMA is cleared to zero, the SPI interface DMA will
enter the master mode and start to send out the SCK clock. If the SPI is in the master mode and is used
as a receiver, the SCK clock will be stopped automatically when FIFO3 is full and will restart again
when FIFO3 is not full. If the SPI is in the slave mode and is used as a receiver, if FIFO3 is full, the
SPI will stop receiving data. It will restart again if FIFO3 is not full. The frequency of the SCK is
selected using the CKS, M1 and M0 bits in the SBCR register. Note that the SCK clock output will
stop at a low level if the CPOL bit is set high and stop at a high level if the CPOL bit is cleared to zero.
Each SPI interface can support both master or slave mode DMA. The direction of the SPI DMA is
determined by the SETIO3 bit. The corresponding buffer size of 8, 16, 32 or 64 bytes is determined by
bits DLEN 0~1 by configuration option.
Parallel DMA
In the Parallel DMA mode, HSYNC is pin shared with PA4, PCLK is pin shared with PA5 pin, the
VSYNC is pin shared with PA0 pin and the Parallel DMA data D0~D7 pins are pin shared with
PD0~PD7. HSYNC and the PCLK are used to synchronize the data of the parallel interface pins
which are pin shared with port D.
SCLK is pin shared with the PB0 pin and is used as the clock output for serial or parallel DMA
functions. The clock output function is controlled by the SCLKEN and CLKAUTOB bits in the CLK
register. The clock output frequency of 12, 16, 24, 6, 8, 4, 3 or 2 MHz is selected by the FSCLK
configuration option.
The parallel DMA function can be used in fingerprint mode or normal mode, which is selected using
the PDMA_MOD bit in the CLK register.
In the normal mode, the VSYNC signal of the parallel DMA received data will be ignored. In the
fingerprint mode, there are two frame pixel modes, the QVGA mode (320x240 pixels) or the CIF
mode (352x288 pixels). They are selected by the FIG_PIX bit in the CLK register.
If the PDMA bit is set high, the parallel DMA data will be written to FIFO2, the size of which is 64x3
bytes. There is only a slave mode for the parallel DMA and the data length can be selected as 5 bits or
8 bits by configuration option.
The FIFO2 buffers will start receiving data when HSYNC is set high and stop receiving data when
HSYNC is cleared to zero. If FIFO2 is not full and HSYNC is cleared to zero to stop receiving data,
then FIFO2 should not receive any incoming data. Only the received data in FIFO2 can be delivered
to the Endpoint. Not until the next HSYNC high signal can FIFO2 start receiving data from the next
buffer. If all buffers of the FIFO2 are full before HSYNC has a falling edge, this received data should
be ignored. There are two Parallel DMA data selections, to receive odd Parallel DMA data only or to
receive all Parallel DMA data, selected by the PDATA_SEL bit in the CLK register.
HT82A525R
I/O Type USB 8-Bit OTP MCU with SPI
Rev. 1.80
38
March 11, 2016


Codice articolo simile - HT82A525R_16

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Holtek Semiconductor In...
HT82A525R HOLTEK-HT82A525R_12 Datasheet
446Kb / 71P
   I/O Type USB 8-Bit OTP MCU with SPI
More results

Descrizione simile - HT82A525R_16

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Holtek Semiconductor In...
HT82A525R HOLTEK-HT82A525R Datasheet
505Kb / 71P
   I/O Type USB 8-Bit OTP MCU with SPI
HT82A525R HOLTEK-HT82A525R_12 Datasheet
446Kb / 71P
   I/O Type USB 8-Bit OTP MCU with SPI
HT48R502 HOLTEK-HT48R502 Datasheet
295Kb / 39P
   I/O Type 8-Bit OTP MCU
HT82M75R_1011 HOLTEK-HT82M75R_1011 Datasheet
475Kb / 66P
   I/O Type 8-Bit OTP MCU
HT82K70E-L HOLTEK-HT82K70E-L Datasheet
417Kb / 58P
   I/O Type 8-Bit OTP MCU
HT82M75R HOLTEK-HT82M75R Datasheet
474Kb / 66P
   I/O Type 8-Bit OTP MCU
HT68FB540 HOLTEK-HT68FB540 Datasheet
5Mb / 199P
   I/O Flash USB 8-Bit MCU with SPI
HT48R063B HOLTEK-HT48R063B_12 Datasheet
563Kb / 86P
   Enhanced I/O Type 8-Bit OTP MCU
HT48R063B HOLTEK-HT48R063B_13 Datasheet
613Kb / 82P
   Enhanced I/O Type 8-Bit OTP MCU
HT48R063 HOLTEK-HT48R063 Datasheet
539Kb / 93P
   Enhanced I/O Type 8-Bit OTP MCU
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com