Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

UPD48288209AF1 Scheda tecnica(PDF) 7 Page - Renesas Technology Corp

Il numero della parte UPD48288209AF1
Spiegazioni elettronici  288M-BIT Low Latency DRAM
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD48288209AF1 Scheda tecnica(HTML) 7 Page - Renesas Technology Corp

Back Button UPD48288209AF1 Datasheet HTML 3Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 4Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 5Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 6Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 7Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 8Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 9Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 10Page - Renesas Technology Corp UPD48288209AF1 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 54 page
background image
µµµµPD48288209AF1, µµµµPD48288218AF1, µµµµPD48288236AF1
R10DS0254EJ0101 Rev. 1.01
Page 7 of 53
Jan. 15, 2016
(2/2)
Symbol
Type
Description
ZQ
Input
/Output
External impedance [25
Ω – 60 Ω];
This signal is used to tune the device outputs to the system data bus impedance. DQ output
impedance is set to 0.2 x RQ, where RQ is a resistor from this signal to VSS. Connecting ZQ to VSS
invokes the minimum impedance mode. Connecting ZQ to VDDQ invokes the maximum impedance
mode. Refer to Figure 2-5. Mode Register Bit Map to activate this function.
TMS , TDI
Input
JTAG function pins:
IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used in
the circuit
TCK
Input
JTAG function pin;
IEEE 1149.1 clock input: This ball must be tied to VSS if the JTAG function is not used in the circuit.
TDO
Output
JTAG function pin;
IEEE 1149.1 test output: JTAG output.
This ball may be left as no connect if JTAG function is not used.
VREF
Input
Input reference voltage;
Nominally VDDQ/2. Provides a reference voltage for the input buffers.
VEXT
Supply
Power supply;
2.5 V nominal. See Recommended DC Operating Conditions for range.
VDD
Supply
Power supply;
1.8 V nominal. See Recommended DC Operating Conditions for range.
VDDQ
Supply
DQ power supply;
Nominally, 1.5 V or 1.8 V. Isolated on the device for improved noise immunity.
See Recommended DC Operating Conditions for range.
VSS
Supply
Ground
VSSQ
Supply
DQ ground;
Isolated on the device for improved noise immunity.
VTT
Supply
Power supply;
Isolated termination supply. Nominally, VDDQ/2. See Recommended DC Operating Conditions for
range.
NF
No function;
These balls may be connected to VSS.
DNU
Do not use;
These balls may be connected to VSS.


Codice articolo simile - UPD48288209AF1

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Renesas Technology Corp
UPD48288209AFF-E18-DW1 RENESAS-UPD48288209AFF-E18-DW1 Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
UPD48288209AFF-E18-DW1-A RENESAS-UPD48288209AFF-E18-DW1-A Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
UPD48288209AFF-E24-DW1 RENESAS-UPD48288209AFF-E24-DW1 Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
UPD48288209AFF-E24-DW1-A RENESAS-UPD48288209AFF-E24-DW1-A Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
UPD48288209AFF-E25-DW1 RENESAS-UPD48288209AFF-E25-DW1 Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
More results

Descrizione simile - UPD48288209AF1

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Renesas Technology Corp
UPD48288118AF1 RENESAS-UPD48288118AF1 Datasheet
1Mb / 52P
   288M-BIT Low Latency DRAM
UPD48288209-A RENESAS-UPD48288209-A Datasheet
862Kb / 50P
   288M-BIT Low Latency DRAM Common I/O
Feb 01, 2013
UPD48288118-A RENESAS-UPD48288118-A Datasheet
843Kb / 48P
   288M-BIT Low Latency DRAM Separate I/O
Feb 01, 2013
UPD48576118F1 RENESAS-UPD48576118F1 Datasheet
1Mb / 52P
   576M-BIT Low Latency DRAM
UPD48576209F1 RENESAS-UPD48576209F1 Datasheet
1Mb / 54P
   576M-BIT Low Latency DRAM
UPD48288209A RENESAS-UPD48288209A Datasheet
1Mb / 53P
   288M-BIT Low Laten cy DRAM Common I/O
Oct 01, 2012
UPD48288109A RENESAS-UPD48288109A Datasheet
1Mb / 52P
   288M-BIT Low Laten cy DRAM Separate I/O
Oct 01, 2012
UPD48576209 RENESAS-UPD48576209 Datasheet
1Mb / 53P
   576M-BIT Low Latency DRAM Common I/O
Oct 01, 2012
UPD48576109 RENESAS-UPD48576109 Datasheet
1Mb / 52P
   576M-BIT Low Latency DRAM Separate I/O
Oct 01, 2012
logo
Elpida Memory
EDR2518ABSE ELPIDA-EDR2518ABSE Datasheet
1Mb / 79P
   288M bits Direct Rambus DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com