Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TP3406 Scheda tecnica(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Il numero della parte TP3406
Spiegazioni elettronici  DASL Digital Adapter for Subscriber Loops
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3406 Scheda tecnica(HTML) 2 Page - National Semiconductor (TI)

  TP3406 Datasheet HTML 1Page - National Semiconductor (TI) TP3406 Datasheet HTML 2Page - National Semiconductor (TI) TP3406 Datasheet HTML 3Page - National Semiconductor (TI) TP3406 Datasheet HTML 4Page - National Semiconductor (TI) TP3406 Datasheet HTML 5Page - National Semiconductor (TI) TP3406 Datasheet HTML 6Page - National Semiconductor (TI) TP3406 Datasheet HTML 7Page - National Semiconductor (TI) TP3406 Datasheet HTML 8Page - National Semiconductor (TI) TP3406 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Connection Diagram
TP3406 Package Information
TLH11725 – 2
Order Number TP3406V
See NS Package Number V28A
Pin Descriptions
Name
Description
GND
Negative power supply pin normally 0V All
analog and digital signals are referred to this
pin
VCC
Positive power supply input which must be
a
5Vg5%
MCLK
The 2048 MHz Master Clock input which
requires a CMOS logic level clock input from
a stable source Must be synchronous with
BCLK
MCLKXTAL
This pin is the 2048 MHz Master Clock in-
put which requires either a crystal to be con-
nected between this pin and XTAL2 or a
CMOS logic level clock from a stable source
which must be synchronous with BCLK
XTAL2
This pin is the output side of the oscillator
amplifier
MBSFSC
In Master Mode this pin is the Master Burst
Sync input which may be clocked at 4 kHz
to synchronize Transmit bursts from a num-
ber of devices at the Master end only The 4
kHz should be nominally a square wave sig-
nal If not used leave this pin open In Slave
mode this pin is a short Frame Sync output
suitable for driving another DASL in Master
Mode to provide a regenerator (ie range-ex-
tender) capability
BCLK
Bit Clock logic signal which determines the
data shift rate for B channel data on the digi-
tal interface side of the device In Master
mode this pin is an input which may be any
multiple
of
8
kHz
from
256
kHz
to
2048 MHz but must be synchronous with
MCLK In Slave mode this pin is an output at
2048 MHz
FSa
In Master mode only this pin is the Transmit
Frame Sync pulse input requiring a positive
edge to indicate the start of the active chan-
nel time for transmit B channel data into Bx
FSa must be synchronous with BCLK and
MCLK In Slave mode only this pin is a digi-
Name
Description
tal output pulse which indicates the 8-bit pe-
riods of the B1 channel data transfer at both
Bx and Br
FSb
In Master mode only this pin is the Receive
Frame Sync pulse input requiring a positive
edge to indicate the start of the active chan-
nel time of the device for receive B channel
data out from Br FSb must be synchronous
with BCLK and MCLK In Slave mode only
this pin is a digital output pulse which indi-
cates the 8-bit periods of the B2 channel
data transfer at both Bx and Br
Bx
Digital input for B1 and B2 channel data to
be transmitted to the line must be synchro-
nous with BCLK
Br
Digital output for B1 and B2 channel data
received from the line
TSr LSD
In Master mode only this pin is an open-
drain output which is normally high imped-
ance but pulls low during both B channel ac-
tive receive time slots In Slave mode only
this pin is an output which is normally high
impedance and pulls low when a valid line
signal is received
Dx
Digital input for D channel data to be trans-
mitted to the line must be synchronous with
DCLK
Dr
Digital output for D channel data received
from the line Dr is a TRI-STATE output
DCLKDEN
In Master mode this pin is an input for the
16 kHz serial shift clock for D channel data
on Dx and Dr which should be synchronous
with BCLK It may also be re-configured via
the Control Register to act as an enable in-
put for clocking the D channel interface syn-
chronized to BCLK In Slave mode this is a
16 kHz clock output for D channel data
Crystal specifications 2048 MHz parallel resonant RS s 100X with a
20 pF load Crystal tolerance should be g75 ppm for aging and tempera-
ture
2


Codice articolo simile - TP3406

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
National Semiconductor ...
TP3401 NSC-TP3401 Datasheet
249Kb / 16P
   DASL Digital Adapter for Subscriber Loops
logo
Texas Instruments
TP3401 TI1-TP3401 Datasheet
233Kb / 17P
[Old version datasheet]   DASL Digital Adapter for Subscriber Loops
TP3401 TI1-TP3401_12 Datasheet
233Kb / 17P
[Old version datasheet]   DASL Digital Adapter for Subscriber Loops
logo
National Semiconductor ...
TP3402 NSC-TP3402 Datasheet
249Kb / 16P
   DASL Digital Adapter for Subscriber Loops
logo
Texas Instruments
TP3402 TI1-TP3402 Datasheet
233Kb / 17P
[Old version datasheet]   DASL Digital Adapter for Subscriber Loops
More results

Descrizione simile - TP3406

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
TP3401 TI1-TP3401_12 Datasheet
233Kb / 17P
[Old version datasheet]   DASL Digital Adapter for Subscriber Loops
logo
National Semiconductor ...
TP3401 NSC-TP3401 Datasheet
249Kb / 16P
   DASL Digital Adapter for Subscriber Loops
TP3404 NSC-TP3404 Datasheet
212Kb / 14P
   Quad Digital Adapter for Subscriber Loops (QDASL)
logo
Texas Instruments
TP3404 TI1-TP3404_14 Datasheet
397Kb / 19P
[Old version datasheet]   TP3404 Quad Digital Adapter for Subscriber Loops (QDASL)
logo
List of Unclassifed Man...
CPF105C ETC1-CPF105C Datasheet
57Kb / 10P
   Asymmetric Digital Subscriber Line
logo
Advanced Micro Devices
AM79C30A AMD-AM79C30A Datasheet
1Mb / 101P
   Digital Subscriber Controller??(DSC?? Circuit
logo
Zarlink Semiconductor I...
MT9171 ZARLINK-MT9171_06 Datasheet
553Kb / 28P
   Digital Subscriber Interface Circuit Digital Network Interface Circuit
logo
Anaren Microwave
10012-30 ANAREN-10012-30 Datasheet
231Kb / 3P
   Leveling Loops
logo
Mitel Networks Corporat...
MT9173 MITEL-MT9173 Datasheet
411Kb / 22P
   Digital Subscriber Interface Circuit with RxSB
logo
Anaren Microwave
10012-6 ANAREN-10012-6 Datasheet
791Kb / 3P
   Leveling Loops
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com