Motore di ricerca datesheet componenti elettronici |
|
TS13103 Scheda tecnica(PDF) 9 Page - Semtech Corporation |
|
TS13103 Scheda tecnica(HTML) 9 Page - Semtech Corporation |
9 / 16 page TS13103 Final Datasheet Rev 2.1 28 July 2016 9 of 16 Semtech Proprietary & Confidential Latching Configuration The Switch can be configured for latching or non-latching functionality via external interconnect. When the WD pin is tied to VDD, the Switch state is latched after each command (CMD) sequence. When the WD pin is tied to an RC circuit, the device is configured for non-latching behavior. If a CMD sequence is not received before the WD pin voltage decays to WDTO, the Switch will be turned off. A CMD sequence received by the device before the WD pin voltage decays to WDTO will cause the WD pin to recharge to WDRC, and the switch will remain closed. In order to recharge, the CMD address must be for the corresponding device address configuration. Typical waveforms for non-latching behavior are shown below. Figure 3: Latching Functionality The time between the last CMD sequence and the switch opening (in a non-latching configuration) can be computed by the following equation: = − ln Where: tOFF is the time from the last CMD sequence until the switch opens RWD is the WD pin resistor CWD is the WD pin capacitor WDTO is the WD pin turn-off voltage threshold WDRC is the WD pin re-charge voltage It should be noted that the WD capacitor, CWD, is recommended to be 22nF. The reason for this is that charge proportional to CWD is drawn from the CSYS capacitor in every re-charge cycle, thereby elevating the average current, and forcing the device to switch off more frequently in order to re-charge CSYS (see Dither Functionality, below). CWD can be made smaller, but this will necessitate a larger value of RWD to be used to define a given tOFF time. RWD has its practical limits due to leakage within the components attached to the WD pin and possible leakage on the circuit board due to contamination. The system designer should consider all these issues when selecting RWD and CWD. Device 2 in Figure 5 shows RWD and CWD being used to create a non-latching channel. Device 1 is shown in latching mode. Dither Functionality Dithering is provided as a mode of operation for applications where a single device per system is used. It enables powering the TS13103 from the AC waveform. The device monitors the system voltage, (VSYSP-VSYSM), and if it falls below VDON, the Switch is shut off for approximately TDOFF. This causes energy stored in the load to be transferred into the CSYS capacitor. When the device is in dither mode, this event occurs at TDRTY intervals until the system voltage reaches VDOFF. |
Codice articolo simile - TS13103 |
|
Descrizione simile - TS13103 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |