Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74V245-EP Scheda tecnica(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte SN74V245-EP
Spiegazioni elettronici  DSP-SYNC FIRST-IN, FIRST-OUT MEMORY
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

SN74V245-EP Scheda tecnica(HTML) 9 Page - Texas Instruments

Back Button SN74V245-EP Datasheet HTML 5Page - Texas Instruments SN74V245-EP Datasheet HTML 6Page - Texas Instruments SN74V245-EP Datasheet HTML 7Page - Texas Instruments SN74V245-EP Datasheet HTML 8Page - Texas Instruments SN74V245-EP Datasheet HTML 9Page - Texas Instruments SN74V245-EP Datasheet HTML 10Page - Texas Instruments SN74V245-EP Datasheet HTML 11Page - Texas Instruments SN74V245-EP Datasheet HTML 12Page - Texas Instruments SN74V245-EP Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
SN74V245-EP
www.ti.com
SCAS932A – DECEMBER 2012 – REVISED JANUARY 2013
DETAILED DESCRIPTION
INPUTS:
DATA IN (D0–D17)
Data inputs for 18-bit-wide data.
CONTROLS:
RESET (RS)
Reset is accomplished when RS is taken low. During reset, both internal read and write pointers are set to the
first location. A reset is required after power up before a write operation can take place. The half-full flag (HF)
and programmable almost-full flag (PAF) is reset to high after tRSF. The programmable almost-empty flag (PAE)
is reset to low after tRSF. The full flag (FF) resets to high. The empty flag (EF) resets to low in standard mode, but
resets to high in FWFT mode. During reset, the output register is initialized to all zeros, and the offset registers
are initialized to their default values.
WRITE CLOCK (WCLK)
A write cycle is initiated on the low-to-high transition of WCLK. Data setup and hold times must be met with
respect to the low-to-high transition of WCLK.
The write and read clocks can be asynchronous or coincident.
WRITE ENABLE (WEN)
When WEN is low, data can be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the
device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
When WEN is high, no new data is written in the RAM array on each WCLK cycle.
To prevent data overflow in the standard mode, FF goes low, inhibiting further write operations. Upon completion
of a valid read cycle, FF goes high, allowing a write to occur. The FF flag is updated on the rising edge of WCLK.
To prevent data overflow in the FWFT mode, IR goes high, inhibiting further write operations. Upon completion of
a valid read cycle, IR goes low, allowing a write to occur. The IR flag is updated on the rising edge of WCLK.
WEN is ignored when the FIFO is full in either FWFT or standard mode.
READ CLOCK (RCLK)
Data can be read on the outputs on the low-to-high transition of RCLK when OE is low.
The write and read clocks can be asynchronous or coincident.
READ ENABLE (REN)
When REN is low, data is loaded from the RAM array into the output register on the rising edge of every RCLK
cycle if the device is not empty.
When REN is high, the output register holds the previous data and no new data is loaded into the output register.
Data outputs Q0–Qn maintain the previous data value.
In the standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be
requested using REN. When the last word has been read from the FIFO, the empty flag (EF) goes low, inhibiting
further read operations. REN is ignored when the FIFO is empty. After a write is performed, EF goes high,
allowing a read to occur. The EF flag is updated on the rising edge of RCLK.
In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn, on the third
valid low-to-high transition of RCLK + tSKEW after the first write. REN need not be asserted low. To access all
other words, a read must be executed using REN. The RCLK low-to-high transition after the last word has been
read from the FIFO, output ready (OR) goes high with a true read (RCLK with REN low), inhibiting further read
operations. REN is ignored when the FIFO is empty.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: SN74V245-EP


Codice articolo simile - SN74V245-EP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74V245-10PAG TI-SN74V245-10PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V245-10PAG TI-SN74V245-10PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V245-15PAG TI-SN74V245-15PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V245-15PAG TI-SN74V245-15PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V245-20PAG TI-SN74V245-20PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

Descrizione simile - SN74V245-EP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
logo
Texas Instruments
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611 TI1-SN74ABT3611_05 Datasheet
459Kb / 29P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ALS233B TI1-SN74ALS233B_16 Datasheet
752Kb / 18P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ALS2232A TI1-SN74ALS2232A Datasheet
130Kb / 9P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI1-SN74ABT3612_15 Datasheet
521Kb / 34P
[Old version datasheet]   CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7801 TI1-SN74ACT7801 Datasheet
279Kb / 19P
[Old version datasheet]   1024x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
logo
Fairchild Semiconductor
74F403A FAIRCHILD-74F403A Datasheet
167Kb / 15P
   First-In First-Out (FIFO) Buffer Memory
logo
Integrated Device Techn...
7201LA20TP IDT-7201LA20TP Datasheet
313Kb / 14P
   First-In/First-Out dual-port memory
7201LA35J IDT-7201LA35J Datasheet
313Kb / 14P
   First-In/First-Out dual-port memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com