Motore di ricerca datesheet componenti elettronici |
|
SM28LVT32SKGD3 Scheda tecnica(PDF) 10 Page - Texas Instruments |
|
SM28LVT32SKGD3 Scheda tecnica(HTML) 10 Page - Texas Instruments |
10 / 16 page SM28VLT32-HT SLVSAO2C – NOVEMBER 2012 – REVISED MARCH 2013 www.ti.com Table 3. Serial Peripheral Interface (SPI) Data Frame(1) DUMMY COMMAND ADDRESS DATA BYTES DATA BYTES TOTAL BYTES COMMAND NAME BYTES ON DESCRIPTION BYTE ON SI BYTES ON SI ON SI ON SO IN FRAME SI(2) Read Word 15h 3 0 1 (3) 2 7 Read word at given address Read Word with Burst read from previous 16h 0 0 1 (3) 2 4 auto addressing address Write Word 17h 3 2 1 (1) 0 7 Write word at given address Write Word with Burst write from previous 18h 0 2 1 (1) 0 4 auto addressing address Erase Segment(3) 19h 3 0 1 (1) 0 5 Erase addressed segment Read Status 22 0 0 0 (2) 2 3 Read SPI status register Register Validate Segment 1A 3 0 1 (1) 0 5 Validates addressed segment Writes to address in Write Register 1D 3 2 1 (1) 0 7 configuration register Reads from address in Read Register 1E 3 0 1 (3) 2 7 configuration register Flash controller command interface for special functions. Write Command 1F 0 2 1 (1) 0 4 See Application Information section. (1) Multi-byte inputs and results are MSB first, LSB last. (2) (#) indicates total number of dummy SI bytes including overlap with SO output. (3) Permanent damage to flash array may occur if erase is executed when TJ exceeds 125°C. REGISTER DEFINITIONS Table 4. Quick Status Register DEFAULT BITS TYPE DESCRIPTION VALUE 7 0 R Unused SPI Frame error: indicates frame ended with less than required 6 0 R bytes to complete 5 0 R Write Busy: indicates that a program operation is in progress 4 0 R Erase Busy: indicates that a sector is being erased 3 0 R Device Busy Invalid Data: indicates that an attempt was made to set a bit to 1 2 0 R that has already been programmed to 0 Read error: indicates that read was attempted on address when 1 0 R data was not available Command error: indicates that a prior command failed. Must be 0 0 R cleared. Table 5. Status Register (Command 22h) DEFAULT BITS TYPE DESCRIPTION VALUE 15:12 0 R Reserved 11:08 RevID R Revision ID (current revision 1001) 7 0 R Unused 6 0 R Read Busy 5 0 R Write Busy 4 0 R Erase Busy 3 0 R Write Suspend 2 0 R Erase Suspend 1 0 R Flash Pump Ready 0 0 R SPI Frame error 10 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated Product Folder Links: SM28VLT32-HT |
Codice articolo simile - SM28LVT32SKGD3 |
|
Descrizione simile - SM28LVT32SKGD3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |