Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9985KSTZ-140 Scheda tecnica(PDF) 9 Page - Analog Devices

Il numero della parte AD9985KSTZ-140
Spiegazioni elettronici  110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9985KSTZ-140 Scheda tecnica(HTML) 9 Page - Analog Devices

Back Button AD9985KSTZ-140 Datasheet HTML 5Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 6Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 7Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 8Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 9Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 10Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 11Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 12Page - Analog Devices AD9985KSTZ-140 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD9985
Rev. 0 | Page 9 of 32
Table 5. Pin Function Descriptions
Pin
Name
Function
OUTPUTS
HSOUT
Horizontal Sync Output
A reconstructed and phase-aligned version of the Hsync input. Both the polarity and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK and Data, data timing with respect to horizontal
sync can always be determined.
VSOUT
Vertical Sync Output
A reconstructed and phase-aligned version of the video Vsync. The polarity of this output can be controlled via a serial bus bit.
The placement and duration in all modes is set by the graphics transmitter.
SOGOUT
Sync-On-Green Slicer Output
This pin outputs either the signal from the Sync-on-Green slicer comparator or an unprocessed but delayed version of the
Hsync input. See the Sync Processing Block Diagram (Figure 14) to view how this pin is connected. (Note: Besides slicing off
SOG, the output from this pin gets no other additional processing on the AD9985. Vsync separation is performed via the sync
separator.)
SERIAL PORT (2-Wire)
SDA
Serial Port Data I/O
SCL
Serial Port Data Clock
A0
Serial Port Address Input 1
For a full description of the 2-wire serial register and how it works, refer to the 2-wire serial control port section.
DATA OUTPUTS
RED
Data Output, Red Channel
GREEN
Data Output, Green Channel
BLUE
Data Output, Blue Channel
The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed. When the sampling time is
changed by adjusting the PHASE register, the output timing is shifted as well. The DATACK and HSOUT outputs are also
moved, so the timing relationship among the signals is maintained. For exact timing information, refer to Figure 9, Figure 10,
and Figure 11.
DATA CLOCK OUTPUT
DATACK
Data Output Clock
The main clock output signal used to strobe the output data and HSOUT into external logic. It is produced by the internal clock
generator and is synchronous with the internal pixel sampling clock. When the sampling time is changed by adjusting the
PHASE register, the output timing is shifted as well. The Data, DATACK, and HSOUT outputs are all moved, so the timing
relationship among the signals is maintained.
INPUTS
RAIN
Analog Input for Red Channel
GAIN
Analog Input for Green Channel
BAIN
Analog Input for Blue Channel
High impedance inputs that accept the Red, Green, and Blue channel graphics signals, respectively. (The three channels are
identical, and can be used for any colors, but colors are assigned for convenient reference.) They accommodate input signals
ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp operation.
HSYNC
Horizontal Sync Input
This input receives a logic signal that establishes the horizontal timing reference and provides the frequency reference for pixel
clock generation. The logic sense of this pin is controlled by serial Register 0EH Bit 6 (Hsync Polarity). Only the leading edge of
Hsync is active; the trailing edge is ignored. When Hsync Polarity = 0, the falling edge of Hsync is used. When Hsync Polarity =
1, the rising edge is active. The input includes a Schmitt trigger for noise immunity, with a nominal input threshold of 1.5 V.
VSYNC
Vertical Sync Input
The input for vertical sync.


Codice articolo simile - AD9985KSTZ-140

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A/PCB AD-AD9985A/PCB Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985ABSTZ-110 AD-AD9985ABSTZ-110 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985AKSTZ-110 AD-AD9985AKSTZ-110 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985AKSTZ-140 AD-AD9985AKSTZ-140 Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results

Descrizione simile - AD9985KSTZ-140

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883A AD-AD9883A_15 Datasheet
235Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883 AD-AD9883 Datasheet
177Kb / 24P
   110 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com