Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ISL2671286IPZ Scheda tecnica(PDF) 11 Page - Intersil Corporation

Il numero della parte ISL2671286IPZ
Spiegazioni elettronici  12-Bit, 20kSPS SAR ADC
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL2671286IPZ Scheda tecnica(HTML) 11 Page - Intersil Corporation

Back Button ISL2671286IPZ Datasheet HTML 7Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 8Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 9Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 10Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 11Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 12Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 13Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 14Page - Intersil Corporation ISL2671286IPZ Datasheet HTML 15Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
ISL2671286
11
FN7863.0
November 1, 2011
Functional Description
The ISL2671286 is based on a successive approximation register
(SAR) architecture utilizing capacitive charge redistribution
digital-to-analog converters (DACs). Figure 26 shows a simplified
representation of the converter. During the acquisition phase
(ACQ), the differential input is stored on the sampling capacitors
(CS). The comparator is in a balanced state since the switch
across its inputs is closed. The signal is fully acquired after tACQ
has elapsed, and the switches then transition to the conversion
phase (CONV) so the stored voltage can be converted to digital
format. The comparator becomes unbalanced when the
differential switch opens and the input switches transition
(assuming that the stored voltage is not exactly at mid-scale).
The comparator output reflects whether the stored voltage is
above or below mid-scale, which sets the value of the MSB. The
SAR logic then forces the capacitive DACs to adjust up or down by
one-quarter of full-scale by switching in binarily weighted
capacitors. Again, the comparator output reflects whether the
stored voltage is above or below the new value and sets the value
of the next lowest bit. This process repeats until all 12 bits have
been resolved.
ADC Transfer Function
The output coding for the ISL2671286 is straight binary. The first
code transition occurs at successive LSB values (i.e., 1 LSB, 2
LSB, and so on). The LSB size is VREF/4096. The ideal transfer
characteristic of the ISL2671286 is shown in Figure 27.
Analog Input
The ISL2671286 features a pseudo-differential input with a
nominal full-scale range equal to the applied VREF voltage. The
negative input (VIN–) must be biased within 200mV of ground.
Modes of Operation
There are two possible modes of operation, which are controlled
by the CS/SHDN signal. When CS/SHDN is high (deasserted), the
ADC is in static mode. Conversely, when CS/SHDN is low
(asserted), the device is in dynamic mode. There is no minimum
or maximum number of SCLK cycles required to enter static
mode. This simplifies power management and allows the user to
easily optimize power dissipation versus throughput for various
application requirements.
DYNAMIC MODE
This mode is entered when a conversion result is desired by
asserting CS/SHDN. Figure 28 shows the general operation in
this mode. The conversion is initiated on the falling edge of
CS/SHDN (refer to “Serial Digital Interface” section). When
CS/SHDN is deasserted, the conversion is terminated, and DOUT
returns to a high-impedance state. Sixteen serial clock cycles are
required to complete the conversion and access the complete
conversion result. CS/SHDN may idle high until the next
conversion or idle low until sometime prior to the next
conversion. Once a data transfer is complete (DOUT has returned
to a high-impedance state), another conversion can be initiated
by again asserting CS/SHDN.
STANDBY MODE
The ISL2671286 enters the power-saving static mode
automatically any time CS/SHDN is deasserted. The user is not
required to force a device into this mode following a conversion
in order to optimize power consumption.
SHORT CYCLING
In cases where a lower resolution conversion is acceptable,
CS/SHDN can be pulled high before 12 SCLK falling edges have
elapsed. This is referred to as short cycling, and it can be used to
further optimize power dissipation. In this mode, a lower
resolution result is acquired, but the ADC enters static mode
sooner and exhibits a lower average power dissipation than if the
complete conversion cycle is carried out. The acquisition time
(tACQ) requirement must be met for the next conversion to be
valid.
POWER-ON RESET
The ISL2671286 performs a power-on reset that requires
approximately 2.5ms to execute when the supplies are first
FIGURE 26. SAR ADC ARCHITECTURAL BLOCK DIAGRAM
VIN+
VIN–
VREF
ACQ
CONV
ACQ
ACQ
CONV
CONV
SAR
LOGIC
1LSB = VREF/4096
000...000
000...001
000...010
011...111
100...000
100...001
111...110
111...111
ANALOG INPUT
+IN –(–IN)
+½LSB
+VREF
– 1½LSB
0V
+VREF
– 1LSB
FIGURE 27. IDEAL TRANSFER CHARACTERISTICS
SCLK
DOUT
CSB
10
116
4 LEADING ZEROS AND CONVERSION RESULT
FIGURE 28. NORMAL MODE OPERATION


Codice articolo simile - ISL2671286IPZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Intersil Corporation
ISL2671286IPZ INTERSIL-ISL2671286IPZ Datasheet
641Kb / 15P
   12-Bit, 20kSPS SAR ADC
logo
Renesas Technology Corp
ISL2671286IPZ RENESAS-ISL2671286IPZ Datasheet
820Kb / 15P
   12-Bit, 20kSPS SAR ADC
More results

Descrizione simile - ISL2671286IPZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Intersil Corporation
ISL2671286 INTERSIL-ISL2671286 Datasheet
641Kb / 15P
   12-Bit, 20kSPS SAR ADC
logo
Renesas Technology Corp
ISL2671286 RENESAS-ISL2671286 Datasheet
820Kb / 15P
   12-Bit, 20kSPS SAR ADC
logo
Intersil Corporation
ISL267452 INTERSIL-ISL267452 Datasheet
716Kb / 16P
   12-Bit, 555kSPS SAR ADC
logo
Analog Devices
AD7482 AD-AD7482 Datasheet
1Mb / 16P
   3MSPS, 12-Bit SAR ADC
REV. 0
logo
IC MICROSYSTEMS
ICM7912 ICMIC-ICM7912 Datasheet
115Kb / 5P
   12-BIT 125KSPS SAR ADC
logo
Intersil Corporation
ISL267452IHZ-T INTERSIL-ISL267452IHZ-T Datasheet
714Kb / 16P
   12-Bit, 555kSPS SAR ADC
July 26, 2012
logo
Renesas Technology Corp
ISL267452 RENESAS-ISL267452 Datasheet
1,016Kb / 16P
   12-Bit, 555kSPS SAR ADC
logo
Analog Devices
AD7482BSTZ AD-AD7482BSTZ Datasheet
527Kb / 20P
   3 MSPS, 12-Bit SAR ADC
REV. B
AD7482 AD-AD7482_15 Datasheet
748Kb / 21P
   3 MSPS, 12-Bit SAR ADC
Rev. B
AD7482 AD-AD7482_17 Datasheet
566Kb / 21P
   3 MSPS, 12-Bit SAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com