Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADMCF328BN Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte ADMCF328BN
Spiegazioni elettronici  28-Lead Flash Memory DSP Motor Controller with Current Sense
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADMCF328BN Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button ADMCF328BN Datasheet HTML 6Page - Analog Devices ADMCF328BN Datasheet HTML 7Page - Analog Devices ADMCF328BN Datasheet HTML 8Page - Analog Devices ADMCF328BN Datasheet HTML 9Page - Analog Devices ADMCF328BN Datasheet HTML 10Page - Analog Devices ADMCF328BN Datasheet HTML 11Page - Analog Devices ADMCF328BN Datasheet HTML 12Page - Analog Devices ADMCF328BN Datasheet HTML 13Page - Analog Devices ADMCF328BN Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 36 page
background image
ADMCF328
–10–
REV. A
FLASH MEMORY SUBSYSTEM
The ADMCF328 has 4K
× 24-bit of user-programmable, non-
volatile flash memory. A flash programming utility is provided
with the development tools, which performs the basic device
programming operations: erase, program, and verify.
The flash memory array is partitioned into three asymmetrically
sized sectors of 256 words, 256 words, and 3584 words, labeled
Sector 0, Sector 1, and Sector 2, respectively. These sectors are
mapped into external program memory address space.
Four flash memory interface registers are connected to the DSP.
These 16-bit registers are mapped into the register area of data
memory space. They are named Flash Memory Control Register
(FMCR), Flash Memory Address Register (FMAR), Flash
Memory Data Register Low (FMDRL) and Flash Memory Data
Register High (FMDRH). These registers are diagrammed later in
this data sheet. They are used by the flash memory programming
utility. The user program may read these registers, but should not
modify them directly. The flash programming utility provides
a complete interface to the flash memory.
Special Flash Registers
The flash module has four nonvolatile 8-bit registers called Special
Flash Registers (SFRs) which are accessible independently of the
main flash array, via the flash programming utility. These regis-
ters are for general purpose, nonvolatile storage. When erased,
the Special Flash Registers contain all 0s. To read Special Flash
Registers from the user program, call the read_reg routine con-
tained in ROM. Refer to the ADMCF32x DSP Motor Controller
Developers Reference Manual for an example.
Boot-from-Flash Code
A security feature is available in the form of a code that, when set,
causes the processor to execute the program in flash memory upon
power-up or reset. In this mode, the flash programming utility
and debugger are unable to communicate with the ADMCF328.
Consequently, the contents of the flash memory can neither
be programmed nor read.
The boot-from-flash code may be set via the flash programming
utility, when the user’s program is thoroughly tested and loaded
into flash program memory at address 0x2200. The user’s program
must contain a mechanism for clearing the boot-from-flash code
if reprogramming the flash memory is desired. The only way
to clear boot-from-flash is from within the user program, by calling
the flash_init or auto_erase_reg routines that are included in
the ROM. The user program must be signaled in some way to call
the necessary routine to clear the boot-from-flash code. An example
would be to detect a high level on a PIO pin during start-up initial-
ization and then call the flash_init or auto_erase_routine. The
flash_init routine will erase the entire user program in flash
memory before clearing the boot-from-flash code, thus ensuring
the security of the user program. If security is not a concern, the
auto_erase_reg routine can be used to clear the boot-from-flash
code while leaving the user program intact.
Refer to the ADMCF32x DSP Motor Controller Developer’s Reference
Manual for further instructions and an example of using the
boot-from-flash code.
FLASH PROGRAM BOOT SEQUENCE
On power-up or reset, the processor begins instruction execu-
tion at address 0x0800 of internal program ROM. The ROM
monitor program that is located there checks the Boot-from-
Flash code. If that code is set, the processor jumps to location
0x2200 in external flash program memory, where it expects to
find the user’s application program.
If the Boot-from-flash code is not set, the monitor attempts
to boot from an external device as described in the ADMCF32x
DSP Motor Controller Developers Reference Manual
SYSTEM INTERFACE
Figure 4 shows a basic system configuration for the ADMCF328
with an external crystal.
ADMCF328
XTAL
CLKIN
10MHz
CLKOUT
RESET
22pF
22pF
Figure 4. Basic System Configuration
Clock Signals
The ADMCF328 can be clocked either by a crystal or a TTL-
compatible clock signal. For normal operation, the CLKIN
input cannot be halted, changed during operation, or operated
below the specified minimum frequency. If an external clock is
used, it should be a TTL-compatible signal running at half
the instruction rate. The signal is connected to the CLKIN pin
of the ADMCF328. In this mode, with an external clock signal,
the XTAL pin must be left unconnected. The ADMCF328 uses
an input clock with a frequency equal to half the instruction
rate; a 10 MHz input clock yields a 50 ns processor cycle (which
is equivalent to 20 MHz). Normally, instructions are executed
in a single processor cycle. All device timing is relative to the
internal instruction rate, which is indicated by the CLKOUT
signal when enabled.
Because the ADMCF328 includes an on-chip oscillator feedback
circuit, an external crystal may be used instead of a clock source, as
shown in Figure 4. The crystal should be connected across the
CLKIN and XTAL pins, with two capacitors as shown in Figure 4.
A parallel-resonant, fundamental frequency, microprocessor-grade
crystal should be used. A clock output signal (CLKOUT) is
generated by the processor at the processor’s cycle rate of twice
the input frequency.
Reset
The ADMCF328 DSP core and peripherals must be correctly
reset when the device is powered up to assure proper initialization.
The ADMCF328 contains an integrated power-on reset (POR)
circuit that provides a complete system reset on power-up and
power-down. The POR circuit monitors the voltage on the
ADMCF328 VDD pin and holds the DSP core and peripherals
in reset while VDD is less than the threshold voltage level, VRST.
When this voltage is exceeded, the ADMCF328 is held in reset
for an additional 2
16 DSP clock cycles (t
RST in Figure 5). On
power-down, when the voltage on the VDD pin falls below
VRST–VHYST, the ADMCF328 will be reset. Also, if the external
RESET pin is actively pulled low at any time after power-up, a
complete hardware reset of the ADMCF328 is initiated.


Codice articolo simile - ADMCF328BN

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
ADMCF328 AD-ADMCF328_15 Datasheet
999Kb / 36P
   28-Lead Flash Memory DSP Motor Controller with Current Sense
REV. A
More results

Descrizione simile - ADMCF328BN

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
ADMCF328 AD-ADMCF328_15 Datasheet
999Kb / 36P
   28-Lead Flash Memory DSP Motor Controller with Current Sense
REV. A
ADMCF326 AD-ADMCF326_15 Datasheet
528Kb / 36P
   28-Lead Flash Memory DSP Motor Controller
REV. B
ADMCF326 AD-ADMCF326 Datasheet
242Kb / 36P
   28-Lead Flash Memory DSP Motor Controller
REV. 0
ADMCF326BRZ AD-ADMCF326BRZ Datasheet
528Kb / 36P
   28-Lead Flash Memory DSP Motor Controller
REV. B
ADMC328 AD-ADMC328_15 Datasheet
248Kb / 32P
   28-Lead ROM-Based DSP Motor Controller with Current Sense
REV. C
ADMC328 AD-ADMC328 Datasheet
234Kb / 32P
   28-Lead ROM-Based DSP Motor Controller with Current Sense
REV. B
ADMCF327 AD-ADMCF327 Datasheet
253Kb / 36P
   28-Lead Flash Memory DSP Switched Reluctance Motor Controller
REV. 0
ADMCF327 AD-ADMCF327_15 Datasheet
241Kb / 36P
   28-Lead Flash Memory DSP Switched Reluctance Motor Controller
REV. 0
ADMC326 AD-ADMC326 Datasheet
219Kb / 31P
   28-Lead ROM-Based DSP Motor Controller
REV. A
ADMC326 AD-ADMC326_15 Datasheet
240Kb / 32P
   28-Lead ROM-Based DSP Motor Controller
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com