Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD5623RARMZ-5 Scheda tecnica(PDF) 7 Page - Analog Devices

Il numero della parte AD5623RARMZ-5
Spiegazioni elettronici  Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5623RARMZ-5 Scheda tecnica(HTML) 7 Page - Analog Devices

Back Button AD5623RARMZ-5 Datasheet HTML 3Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 4Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 5Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 6Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 7Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 8Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 9Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 10Page - Analog Devices AD5623RARMZ-5 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
Data Sheet
AD5623R/AD5643R/AD5663R
Rev. F | Page 7 of 32
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.1
Table 5.
Limit at TMIN, TMAX
Parameter
VDD = 2.7 V to 5.5 V
Unit
Conditions/Comments
t12
20
ns min
SCLK cycle time
t2
9
ns min
SCLK high time
t3
9
ns min
SCLK low time
t4
13
ns min
SYNC to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
5
ns min
Data hold time
t7
0
ns min
SCLK falling edge to SYNC rising edge
t8
15
ns min
Minimum SYNC high time
t9
13
ns min
SYNC rising edge to SCLK fall ignore
t10
0
ns min
SCLK falling edge to SYNC fall ignore
t11
10
ns min
LDAC pulse width low
t12
15
ns min
SCLK falling edge to LDAC rising edge
t13
5
ns min
CLR pulse width low
t14
0
ns min
SCLK falling edge to LDAC falling edge
t15
300
ns max
CLR pulse activation time
1 Guaranteed by design and characterization, not production tested.
2 Maximum SCLK frequency is 50 MHz at VDD = 2.7 V to 5.5 V.
TIMING DIAGRAM
t4
t3
SCLK
SYNC
DIN
t1
t2
t5
t6
t7
t8
DB23
t9
t10
t11
t12
LDAC1
LDAC2
t14
1ASYNCHRONOUS LDAC UPDATE MODE.
2SYNCHRONOUS LDAC UPDATE MODE.
CLR
t13
t15
VOUT
DB0
Figure 2. Serial Write Operation


Codice articolo simile - AD5623RARMZ-5

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD5623RARMZ-5 AD-AD5623RARMZ-5 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/ C On-Chip Reference
Rev. F
AD5623RARMZ-5 AD-AD5623RARMZ-5 Datasheet
1Mb / 32P
   Dual 12-/14-/16-Bit nanoDAC
AD5623RARMZ-5REEL7 AD-AD5623RARMZ-5REEL7 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/ C On-Chip Reference
Rev. F
AD5623RARMZ-5REEL7 AD-AD5623RARMZ-5REEL7 Datasheet
1Mb / 32P
   Dual 12-/14-/16-Bit nanoDAC
More results

Descrizione simile - AD5623RARMZ-5

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD5623RBCPZ-5REEL7 AD-AD5623RBCPZ-5REEL7 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/ C On-Chip Reference
Rev. F
AD5623R AD-AD5623R Datasheet
1Mb / 28P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
REV. A
AD5620 AD-AD5620_15 Datasheet
661Kb / 28P
   Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
Rev. G
AD5640 AD-AD5640_15 Datasheet
661Kb / 28P
   Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
Rev. G
AD5620 AD-AD5620 Datasheet
558Kb / 24P
   Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
REV. A
AD5660 AD-AD5660_15 Datasheet
661Kb / 28P
   Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
Rev. G
AD5624R AD-AD5624R_15 Datasheet
1Mb / 28P
   Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
REV. C
AD5664R AD-AD5664R_15 Datasheet
1Mb / 28P
   Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
REV. C
AD5644R AD-AD5644R_15 Datasheet
1Mb / 28P
   Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
REV. C
AD5624R AD-AD5624R Datasheet
1Mb / 28P
   Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com