Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD1871YRSZ Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte AD1871YRSZ
Spiegazioni elettronici  Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD1871YRSZ Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button AD1871YRSZ Datasheet HTML 6Page - Analog Devices AD1871YRSZ Datasheet HTML 7Page - Analog Devices AD1871YRSZ Datasheet HTML 8Page - Analog Devices AD1871YRSZ Datasheet HTML 9Page - Analog Devices AD1871YRSZ Datasheet HTML 10Page - Analog Devices AD1871YRSZ Datasheet HTML 11Page - Analog Devices AD1871YRSZ Datasheet HTML 12Page - Analog Devices AD1871YRSZ Datasheet HTML 13Page - Analog Devices AD1871YRSZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
AD1871
–10–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
Input/
No.
Output
Mnemonic
Description
1I
MCLK
Master Clock. The master clock input determines the sample rate of the device. MCLK
can be 256, 512, or 768 times the sampling frequency.
2I
CCLK
1
Control Port Bit Clock—clock signal for control port (SPI) interface. This pin is recon-
figured in the External Control Mode (Pin XCTRL is high), see below.
3
I/O
COUT
1, 2
Control Port Data Out—serial data output from the control port (SPI) interface (in read-
back). This pin is reconfigured in the External Control Mode (Pin XCTRL is high), see
below; or in Modulator Mode (Bit MME of Control Register II is set), see below.
4I
CIN
1
Control Port Data Input—serial data input for control port (SPI) interface. This pin is
reconfigured in the External Control Mode (Pin XCTRL is high), see below.
5I
CLATCH
1
Control Port Frame Sync—frame sync (framing signal) for control port (SPI) interface.
This pin is reconfigured in the External Control Mode (Pin XCTRL is high), see below.
6I
DVDD
5 V Digital Core Supply
7I
DGND
Digital Ground
8I
XCTRL
External Control Enable. This pin is used to select the Control Mode for the device.
When XCTRL is low, control is via the SPI compatible control port (Pins CCLK, CLATCH,
CIN, and COUT). When XCTRL is enabled (high), control of several device functions
is possible by hardware pin strapping (Pins
256/512, M/S, DF1, and DF0). In External
Control Mode, all other functions are in default state (please refer to the Control Register
Descriptions and External Control section).
9I
AVDD
5 V Analog Supply
10
I
VINLN
Left Channel, Negative Input (via MUX/PGA)
11
I
VINLP
Left Channel, Positive Input (via MUX/PGA)
12
I/O
CAPLN
Left External Filter Capacitor (Negative Input to Modulator)
13
I/O
CAPLP
Left External Filter Capacitor (Positive Input to Modulator)
14
O
VREF
Reference Voltage Output. It is recommended to connect a capacitor combination of 10
mF
in parallel with 0.1
mF between VREF and AGND (Pin 15). (See Layout Recommendations.)
15
I
AGND
Analog Ground
16
I/O
CAPRP
Right External Filter Capacitor (Positive Input to Modulator)
17
I/O
CAPRN
Right External Filter Capacitor (Negative Input to Modulator)
18
I
VINRP
Right Channel, Positive Input (via MUX/PGA)
19
I
VINRN
Right Channel, Negative Input (via MUX/PGA)
20
I
AGND
Analog Ground
21
I
CASC
Cascade Enable. This pin enables cascading of up to four AD1871 devices to a single
DSP serial port (see Cascading section).
22
I
DGND
Digital Ground
23
I
ODVDD
Digital Interface Supply. The digital interface can operate from 3.3 V to 5.0 V (nominal).
24
I
RESET
Reset
25
I/O
DIN
2
Serial Data Input. Serial data input pin, only valid when the device is configured in Cas-
cade Mode (Pin CASC is high). This pin is reconfigured in Modulator Mode (Bit MME
of Control Register II is set), see below.
26
O
DOUT
2
Audio Serial Data Output. This pin is reconfigured in Modulator Mode (Bit MME of
Control Register II is set), see below.
27
I/O
BCLK
2
Audio Serial Bit Clock. The bit clock is the audio data serial clock and determines the
rate of audio data transfer. This pin is reconfigured in Modulator Mode (Bit MME of
Control Register II is set), see below.
28
I/O
LRCLK
2
Left/Right Clock. This clock, also known as the word clock, determines the sampling rate.
It is an output or input depending on the status of
Master/Slave. This pin is reconfigured
in Modulator Mode (Bit MME of Control Register II is set), see below.
NOTES
1External Control Mode (See pg 11)
2Modulator Mode (See pg 11)


Codice articolo simile - AD1871YRSZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD1871YRS AD-AD1871YRS Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit ADC
REV. 0
AD1871YRS-REEL AD-AD1871YRS-REEL Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com