Motore di ricerca datesheet componenti elettronici |
|
AD5318ARU Scheda tecnica(PDF) 6 Page - Analog Devices |
|
AD5318ARU Scheda tecnica(HTML) 6 Page - Analog Devices |
6 / 28 page AD5308/AD5318/AD5328 Rev. F | Page 6 of 28 Table 3. Timing Characteristics1, 2, 3 A, B Version Parameter Limit at TMIN, TMAX Unit Conditions/Comments t1 33 ns min SCLK cycle time t2 13 ns min SCLK high time t3 13 ns min SCLK low time t4 13 ns min SYNC to SCLK falling edge setup time; temperature range (A, B verstion): −40°C to +105°C 15 ns min SYNC to SCLK falling edge setup time; temperature range (A, B verstion): −40°C to +125°C t5 5 ns min Data set up time t6 4.5 ns min Data hold time t7 0 ns min SCLK falling edge to SYNC rising edge t8 50 ns min Minimum SYNC high time t9 20 ns min LDAC pulse width t10 20 ns min SCLK falling edge to LDAC rising edge t11 0 ns min SCLK falling edge to LDAC falling edge 1 Guaranteed by design and characterization; not production tested. 2 All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. 3 See Figure 2. SCLK DIN DB15 DB0 t1 t2 t8 t3 t4 t5 t6 t9 t11 t7 t10 NOTES 1ASYNCHRONOUS LDAC UPDATE MODE. 2SYNCHRONOUS LDAC UPDATE MODE. LDAC1 LDAC2 SYNC Figure 2. Serial Interface Timing Diagram |
Codice articolo simile - AD5318ARU |
|
Descrizione simile - AD5318ARU |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |