Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

74F161ASJ Scheda tecnica(PDF) 3 Page - Fairchild Semiconductor

Il numero della parte 74F161ASJ
Spiegazioni elettronici  Synchronous Presettable Binary Counter
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74F161ASJ Scheda tecnica(HTML) 3 Page - Fairchild Semiconductor

  74F161ASJ Datasheet HTML 1Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 2Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 3Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 4Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 5Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 6Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 7Page - Fairchild Semiconductor 74F161ASJ Datasheet HTML 8Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
3
www.fairchildsemi.com
Functional Description
The 74F161A and 74F163A count in modulo-16 binary
sequence. From state 15 (HHHH) they increment to state 0
(LLLL). The clock inputs of all flip-flops are driven in paral-
lel through a clock buffer. Thus all changes of the Q outputs
(except due to Master Reset of the 74F161A) occur as a
result of, and synchronous with, the LOW-to-HIGH transi-
tion of the CP input signal. The circuits have four funda-
mental modes of operation, in order of precedence:
asynchronous
reset
(74F161A),
synchronous
reset
(74F163A), parallel load, count-up and hold. Five control
inputs—Master Reset (MR, 74F161A), Synchronous Reset
(SR, 74F163A), Parallel Enable (PE), Count Enable Paral-
lel (CEP) and Count Enable Trickle (CET)—determine the
mode of operation, as shown in the Mode Select Table. A
LOW signal on MR overrides all other inputs and asynchro-
nously forces all outputs LOW. A LOW signal on SR over-
rides counting and parallel loading and allows all outputs to
go LOW on the next rising edge of CP. A LOW signal on PE
overrides counting and allows information on the Parallel
Data (Pn) inputs to be loaded into the flip-flops on the next
rising edge of CP. With PE and MR ('F161A) or SR
(74F163A) HIGH, CEP and CET permit counting when
both are HIGH. Conversely, a LOW signal on either CEP or
CET inhibits counting.
The 74F161A and 74F163A use D-type edge triggered flip-
flops and changing the SR, PE, CEP and CET inputs when
the CP is in either state does not cause errors, provided
that the recommended setup and hold times, with respect
to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and the counter is in state 15. To implement synchro-
nous multi-stage counters, the TC outputs can be used
with the CEP and CET inputs in two different ways. Please
refer to the 74F568 data sheet. The TC output is subject to
decoding spikes due to internal race conditions and is
therefore not recommended for use as a clock or asynchro-
nous reset for flip-flops, counters or registers.
Logic Equations: Count Enable
= CEP • CET • PE
TC
= Q
0 • Q1 • Q2 • Q3 • CET
Mode Select Table
H
= HIGH Voltage Level
L
= LOW Voltage Level
X
= Immaterial
Note 1: For 74F163A only
State Diagram
Block Diagram
SR
(Note 1)
PE CET
CE
P
Action on the Rising
Clock Edge (
)
L
X
X
X
Reset (Clear)
H
L
X
X
Load (Pn→Qn)
H
H
H
H
Count (Increment)
H
H
L
X
No Change (Hold)
H
H
X
L
No Change (Hold)


Codice articolo simile - 74F161ASJ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
National Semiconductor ...
74F161ASJ NSC-74F161ASJ Datasheet
197Kb / 10P
   Synchronous Presettable Binary Counter
logo
Fairchild Semiconductor
74F161ASJ FAIRCHILD-74F161ASJ Datasheet
179Kb / 11P
   Synchronous Presettable Binary Counter
More results

Descrizione simile - 74F161ASJ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
74AC163 FAIRCHILD-74AC163 Datasheet
112Kb / 11P
   Synchronous Presettable Binary Counter
logo
Renesas Technology Corp
HD74ACT161 RENESAS-HD74ACT161 Datasheet
221Kb / 9P
   Synchronous Presettable Binary Counter
logo
ON Semiconductor
MC74AC161 ONSEMI-MC74AC161 Datasheet
192Kb / 15P
   Synchronous Presettable Binary Counter
March, 2006 ??Rev. 7
logo
Fairchild Semiconductor
74163 FAIRCHILD-74163 Datasheet
112Kb / 11P
   Synchronous Presettable Binary Counter
logo
AVG Semiconductors(HITE...
DV74ACT163 AVG-DV74ACT163 Datasheet
438Kb / 5P
   Synchronous Presettable Binary counter
logo
ON Semiconductor
MC74AC161 ONSEMI-MC74AC161_15 Datasheet
115Kb / 12P
   Synchronous Presettable Binary Counter
January, 2015 ??Rev. 8
logo
National Semiconductor ...
54AC161 NSC-54AC161 Datasheet
192Kb / 12P
   Synchronous Presettable Binary Counter
logo
Fairchild Semiconductor
74AC161 FAIRCHILD-74AC161_03 Datasheet
155Kb / 11P
   Synchronous Presettable Binary Counter
logo
Hitachi Semiconductor
HD74ACT161 HITACHI-HD74ACT161 Datasheet
70Kb / 14P
   Synchronous Presettable Binary Counter
logo
National Semiconductor ...
54AC163 NSC-54AC163 Datasheet
190Kb / 12P
   Synchronous Presettable Binary Counter
More results


Html Pages

1 2 3 4 5 6 7 8


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com