Motore di ricerca datesheet componenti elettronici |
|
AD5307 Scheda tecnica(PDF) 7 Page - Analog Devices |
|
AD5307 Scheda tecnica(HTML) 7 Page - Analog Devices |
7 / 20 page REV. 0 AD5334/AD5335/AD5336/AD5344 –7– AD5336 FUNCTIONAL BLOCK DIAGRAM VOUTA BUFFER GND AD5336 VOUTB BUFFER VOUTC BUFFER VOUTD BUFFER POWER-ON RESET TO ALL DACS AND BUFFERS POWER-DOWN LOGIC PD DAC REGISTER INPUT REGISTER VREFC INTER- FACE LOGIC VDD VREFB GAIN DB9 DB0 CS WR A0 A1 CLR LDAC . . . VREFA VREFD RESET INPUT REGISTER INPUT REGISTER INPUT REGISTER DAC REGISTER DAC REGISTER DAC REGISTER 10-BIT DAC 10-BIT DAC 10-BIT DAC 10-BIT DAC AD5336 PIN FUNCTION DESCRIPTIONS Pin No. Mnemonic Function 1VREFD Unbuffered Reference Input for DAC D. 2VREFC Unbuffered Reference Input for DAC C. 3VREFB Unbuffered Reference Input for DAC B. 4VREFA Unbuffered Reference Input for DAC A. 5VOUTA Output of DAC A. Buffered output with rail-to-rail operation. 6VOUTB Output of DAC B. Buffered output with rail-to-rail operation. 7VOUTC Output of DAC C. Buffered output with rail-to-rail operation. 8VOUTD Output of DAC D. Buffered output with rail-to-rail operation. 9 GND Ground Reference Point for All Circuitry on the Part. 10 CS Active Low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface. 11 WR Active Low Write Input. This is used in conjunction with CS to write data to the parallel interface. 12 A0 LSB Address Pin for Selecting which DAC Is to Be Written to. 13 A1 MSB Address Pin for Selecting which DAC is to Be Written to. 14 LDAC Active Low Control Input that Updates the DAC Registers with the Contents of the Input Registers. This allows all DAC outputs to be simultaneously updated. 15 PD Power-Down Pin. This active low control pin puts all DACs into power-down mode. 16 VDD Power Supply Pin. This part can operate from 2.5 V to 5.5 V and the supply should be decoupled with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND. 17–26 DB0–DB9 10 Parallel Data Inputs. DB9 is the MSB of these 10 bits. 27 GAIN Gain Control Pin. This controls whether the output range from the DAC is 0–VREF or 0–2 VREF. 28 CLR Asynchronous Active Low Control Input that Clears All Input Registers and DAC Registers to Zeros. AD5336 PIN CONFIGURATION TOP VIEW (Not to Scale) 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 AD5336 LDAC A1 A0 WR CS GND VOUTD VREFC VREFB VREFA VOUTC VOUTB VOUTA VREFD PD VDD DB0 DB1 DB2 DB3 DB4 CLR GAIN DB9 DB8 DB5 DB6 DB7 10-BIT |
Codice articolo simile - AD5307 |
|
Descrizione simile - AD5307 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |