Motore di ricerca datesheet componenti elettronici |
|
AD5302 Scheda tecnica(PDF) 3 Page - Analog Devices |
|
AD5302 Scheda tecnica(HTML) 3 Page - Analog Devices |
3 / 20 page REV. 0 –3– AD5330/AD5331/AD5340/AD5341 AC CHARACTERISTICS1 B Version 3 Parameter2 Min Typ Max Unit Conditions/Comments Output Voltage Settling Time VREF = 2 V. See Figure 20 AD5330 6 8 µs 1/4 Scale to 3/4 Scale Change (40 H to C0 H) AD5331 7 9 µs 1/4 Scale to 3/4 Scale Change (100 H to 300 H) AD5340 8 10 µs 1/4 Scale to 3/4 Scale Change (400 H to C00 H) AD5341 8 10 µs 1/4 Scale to 3/4 Scale Change (400 H to C00 H) Slew Rate 0.7 V/ µs Major Code Transition Glitch Energy 6 nV-s 1 LSB Change Around Major Carry Digital Feedthrough 0.5 nV-s Multiplying Bandwidth 200 kHz VREF = 2 V ± 0.1 V p-p. Unbuffered Mode Total Harmonic Distortion –70 dB VREF = 2.5 V ± 0.1 V p-p. Frequency = 10 kHz NOTES 1Guaranteed by design and characterization, not production tested. 2See Terminology section. 3Temperature range: B Version: –40 °C to +105°C; typical specifications are at 25°C. Specifications subject to change without notice. TIMING CHARACTERISTICS1, 2, 3 Parameter Limit at TMIN, TMAX Unit Condition/Comments t1 0 ns min CS to WR Setup Time t2 0 ns min CS to WR Hold Time t3 20 ns min WR Pulsewidth t4 5 ns min Data, GAIN, BUF, HBEN Setup Time t5 4.5 ns min Data, GAIN, BUF, HBEN Hold Time t6 5 ns min Synchronous Mode. WR Falling to LDAC Falling. t7 5 ns min Synchronous Mode. LDAC Falling to WR Rising. t8 4.5 ns min Synchronous Mode. WR Rising to LDAC Rising. t9 5 ns min Asynchronous Mode. LDAC Rising to WR Rising. t10 4.5 ns min Asynchronous Mode. WR Rising to LDAC Falling. t11 20 ns min LDAC Pulsewidth t12 20 ns min CLR Pulsewidth t13 50 ns min Time Between WR Cycles NOTES 1Guaranteed by design and characterization, not production tested. 2All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of (VIL + VIH)/2. 3See Figure 1. CS WR DATA, GAIN, BUF, HBEN LDAC1 LDAC2 CLR t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 NOTES: 1 SYNCHRONOUS LDAC UPDATE MODE 2 ASYNCHRONOUS LDAC UPDATE MODE Figure 1. Parallel Interface Timing Diagram (VDD = 2.5 V to 5.5 V, All specifications TMIN to TMAX unless otherwise noted.) (VDD = 2.5 V to 5.5 V. RL = 2 k to GND; CL = 200 pF to GND; all specifications TMIN to TMAX unless otherwise noted.) |
Codice articolo simile - AD5302 |
|
Descrizione simile - AD5302 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |