Motore di ricerca datesheet componenti elettronici |
|
AD1859JRS Scheda tecnica(PDF) 6 Page - Analog Devices |
|
AD1859JRS Scheda tecnica(HTML) 6 Page - Analog Devices |
6 / 16 page REV. A –6– AD1859 Analog Signals Pin Name Number I/O Description FILT 28 O Voltage reference filter capacitor connection. Bypass and decouple the voltage reference with paral- lel 10 µF and 0.1 µF capacitors to the FGND pin. FGND 27 I Voltage reference filter ground. Use exclusively for bypassing and decoupling of the FILT pin (voltage reference). CMOUT 1 O Voltage reference common-mode output. Should be decoupled with 10 µF capacitor to the AGND pin or plane. This output is available externally for dc-coupling and level- shifting. CMOUT should not have any signal dependent load, or where it will sink or source current. OUTL 4 O Left channel line level analog output. OUTR 25 O Right channel line level analog output. EMPL 3 O De-emphasis switch connection for the left channel. Can be left unconnected if de-emphasis is not required in the target application. EMPR 26 O De-emphasis switch connection for the right channel. Can be left unconnected if de-emphasis is not required in the target application. Control and Clock Signals Pin Name Number I/O Description PD/RST 11 I Power down/reset. The AD1859 is placed in a low power consumption “sleep” mode when this pin is held LO. The AD1859 is reset on the rising edge of this signal. The serial control port registers are reset to their default values. Connect HI for normal operation. DEEMP 2 I De-emphasis. An external analog de- emphasis circuit network is enabled when this input signal is HI. This circuit is typically used to impose a 50/15 µs (or perhaps the CCITT J.17) response characteristic on the output audio spectrum. MUTE 7 I Mute. Assert HI to mute both stereo analog outputs of the AD1859. Deassert LO for normal operation. XTALI/ MCLK 16 I Crystal input or master clock input. Connect to one side of a quartz crystal to this input, or connect to an external clock source to over- drive the on-chip oscillator. XTALO 15 O Crystal output. Connect to other side of a quartz crystal. Do not con- nect if using the XTALI/MCLK pin with an external clock source. Power Supply Connections and Miscellaneous Pin Name Number I/O Description AVDD 23 I Analog Power Supply. Connect to analog +5 V supply. AGND 6 I Analog Ground. DVDD 17 I Digital Power Supply. Connect to digital +5 V supply. DGND 18 I Digital Ground. NC 5, 22, 24 No Connect. Reserved. Do not connect. PIN DESCRIPTIONS |
Codice articolo simile - AD1859JRS |
|
Descrizione simile - AD1859JRS |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |