Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74V283PZAEP Scheda tecnica(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte SN74V283PZAEP
Spiegazioni elettronici  3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

SN74V283PZAEP Scheda tecnica(HTML) 7 Page - Texas Instruments

Back Button SN74V283PZAEP Datasheet HTML 3Page - Texas Instruments SN74V283PZAEP Datasheet HTML 4Page - Texas Instruments SN74V283PZAEP Datasheet HTML 5Page - Texas Instruments SN74V283PZAEP Datasheet HTML 6Page - Texas Instruments SN74V283PZAEP Datasheet HTML 7Page - Texas Instruments SN74V283PZAEP Datasheet HTML 8Page - Texas Instruments SN74V283PZAEP Datasheet HTML 9Page - Texas Instruments SN74V283PZAEP Datasheet HTML 10Page - Texas Instruments SN74V283PZAEP Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 49 page
background image
SN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS695A – JUNE 2003 – REVISED JUNE 2003
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
I/O
DESCRIPTION
PFM
I
Programmable-flag mode. During master reset, a low on PFM selects asynchronous programmable-flag timing
mode. A high on PFM selects synchronous programmable-flag timing mode.
PRS
I
Partial reset. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
partial reset, the existing mode (standard or FWFT), programming method (serial or parallel), and
programmable-flag settings, input and output bus widths, big/little endian, interspersed parity select, and retransmit
mode are all retained.
Q0–Q17
O
Data outputs. Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode,
Q0–Q8 are used, and the unused outputs, Q9–Q17 should not be connected. Outputs are not 5-V tolerant regardless
of the state of OE.
RCLK
I
Read clock. When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from
the programmable registers.
REN
I
Read enable. REN enables RCLK for reading data from the FIFO memory and offset registers.
RM
I
Retransmit latency mode. During master reset, a low on RM selects zero-latency retransmit timing mode. A high on
RM selects normal-latency mode.
RT
I
Retransmit. RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to low (OR
to high in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode, or
programmable flag settings. RT is useful to reread data starting from the first physical location of the FIFO.
SEN
I
Serial enable. SEN enables serial loading of programmable flag offsets.
WCLK
I
Write clock. When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the
programmable registers for parallel programming and, when enabled by SEN, the rising edge of WCLK writes one
bit of data into the programmable register for serial programming.
WEN
I
Write enable. WEN enables WCLK for writing data into the FIFO memory and offset registers.
detailed description
inputs
data in (D0–Dn)
Data inputs for 18-bit-wide data (D0–D17) or data inputs for 9-bit-wide data (D0–D8).
controls
master reset (MRS)
A master reset is accomplished when the MRS input is taken to a low state. This operation sets the internal read
and write pointers to the first location of the RAM array. PAE goes low, PAF goes high, and HF goes high.
If FWFT/SI is high, the FWFT mode, along with IR and OR, is selected. OR goes high and IR goes low. If
FWFT/SI is low during master reset, the standard mode, along with EF and FF, is selected. EF goes low and
FF goes high.
All control settings, such as OW, IW, BE, RM, PFM, and IP, are defined during the master reset cycle.
During a master reset, the output register is initialized to all zeroes. A master reset is required after power up,
before a write operation can take place. MRS is asynchronous.
See Figure 5 for timing information.


Codice articolo simile - SN74V283PZAEP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74V283 TI-SN74V283 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V283 TI1-SN74V283 Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V283-10GGM TI-SN74V283-10GGM Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V283-10PZA TI-SN74V283-10PZA Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V283-10PZA TI1-SN74V283-10PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

Descrizione simile - SN74V283PZAEP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74V263 TI1-SN74V263_09 Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT72211L15RJ TI-SN74ACT72211L15RJ Datasheet
305Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES
SN74ACT72211L TI1-SN74ACT72211L Datasheet
327Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI-SN74ALVC3631 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7203L TI1-SN74ACT7203L Datasheet
327Kb / 22P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI1-SN74ALVC3631_07 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
logo
Fairchild Semiconductor
AM3341 FAIRCHILD-AM3341 Datasheet
407Kb / 6P
   64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
logo
Texas Instruments
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com