Data Sheet

AD5700/AD5700-1

Rev. A | Page 7 of 20

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. AD5700/AD5700-1 Pin Configuration

Table 6. AD5700/AD5700-1 Pin Function Descriptions

Pin No.

Mnemonic

Description

1

XTAL_EN

Crystal Oscillator Circuit Enable. A low state enables the crystal oscillator circuit, and an external crystal is

required. A high state disables the crystal oscillator circuit, and an external clock source or the internal oscillator

(AD5700-1 only) provides the clock source. This pin is used in conjunction with the CLK_CFG0 and CLK_CFG1

pins in configuring the required clock generation scheme.

2

CLKOUT

Clock Output. If using the crystal oscillator or the internal RC oscillator, a clock output can be configured at the

CLKOUT pin. Enabling the clock output consumes extra current to drive the load on this pin. See the CLKOUT

section for more details.

3

CLK_CFG0

Clock Configuration Control. See Table 7.

4

CLK_CFG1

Clock Configuration Control. See Table 7.

5

RESET

Active Low Digital Input. Holding RESET low places the AD5700/AD5700-1 in power-down mode. A high state on

6

CD

Carrier Detect—Digital Output. A high on CD indicates a valid carrier is detected.

7

TXD

Transmit Data—Digital Input. Data input to the modulator.

8

RTS

Request to Send—Digital Input. A high state enables the demodulator and disables the modulator. A low state

enables the modulator and disables the demodulator.

9

DUPLEX

A high state on this pin enables full duplex operation. See the Theory of Operation section. A low state disables

this feature.

10

RXD

Receive Data—UART Interface Digital Data Output. Data output from the demodulator is accessed on this pin.

11

Digital Interface Supply. Digital threshold levels are referenced to the voltage applied to this pin. The applied

voltage can be in the range of 1.71 V to 5.5 V.

12

DGND

Digital Circuitry Ground Reference Connection. For typical operation, it is recommended to connect this pin to

AGND.

13

REG_CAP

Capacitor Connection for Internal Voltage Regulator. Connect a 1 μF capacitor from this pin to ground.

14

HART_OUT

HART FSK Signal Output. See the FSK Modulator section and Figure 26 for typical connections.

15

REF

Internal Reference Voltage Output, or External 2.5 V Reference Voltage Input. Connect a 1 μF capacitor from this

16

HART_IN

HART FSK Signal. When using the internal filter, couple the HART input signal into this pin using a 2.2 nF series

capacitor. If using an external band-pass filter as shown in Figure 21, do not connect to this pin.

17

ADC_IP

If using the internal band-pass filter, connect 680 pF to this pin. Alternatively, this pin allows direct connection to

the ADC input, in which case an external band-pass filter network must be used, as shown in Figure 21.

18

10 μF and 0.1 μF capacitors (see the Supply Decoupling section).

19

AGND

Analog Circuitry Ground Reference Connection.

NOTES

1. THE EXPOSED PADDLE SHOULD BE CONNECTED

TO AGND OR DGND, OR, ALTERNATIVELY, IT CAN

BE LEFT ELECTRICALLY UNCONNECTED. IT IS

RECOMMENDED THAT THE PADDLE BE THERMALLY

CONNECTED TO A COPPER PLANE FOR ENHANCED

THERMAL PERFORMANCE.

2

1

3

4

5

6

18

17

16

15

14

13

CD

RESET

CLK_CFG1

CLK_CFG0

CLKOUT

XTAL_EN

REG_CAP

HART_OUT

REF

HART_IN

ADC_IP

AD5700/

AD5700-1

TOP VIEW

(Not to Scale)