Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

5V9885TPFGI Scheda tecnica(PDF) 8 Page - Integrated Device Technology

Il numero della parte 5V9885TPFGI
Spiegazioni elettronici  3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo IDT - Integrated Device Technology

5V9885TPFGI Scheda tecnica(HTML) 8 Page - Integrated Device Technology

Back Button 5V9885TPFGI Datasheet HTML 4Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 5Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 6Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 7Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 8Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 9Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 10Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 11Page - Integrated Device Technology 5V9885TPFGI Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 39 page
background image
8
INDUSTRIALTEMPERATURERANGE
IDT5V9885T
3.3V EEPROMPROGRAMMABLECLOCKGENERATOR
Note that the actual 10-bit post-divider value has a 2 added to the integer value Q and the outputs are routed through another div/2 block. The post-divider
should never be disabled unless the output bank will never be used during normal operation. The output frequency range for LVTTL outputs are from 4.9KHz
to 200MHz. The output frequency range for LVPECL/LVDS outputs are from 4.9KHz to 500MHz.
SPREAD SPECTRUM GENERATION
PLL0 and PLL1 support spread spectrum generation capability, which users have the option of turning on and off. Spread spectrum profile, frequency, and
spread are fully programmable (within limits). The programmable spread spectrum generation parameters are TSSC[3:0], NSSC[3:0], SS_OFFSET[5:0],
SD[3:0], DITH, and X2 bits. These bits are in the memory address range of 0x60 to 0x67 for PLL0 and 0x68 to 0x6F for PLL1. The spread spectrum generation
on PLL0 & PLL1 can be enabled/disabled using the TSSC[3:0] bits. To enable spread spectrum, set TSSC > '0' and set NSSC, SD[3:0], SD[5:0], and the
A[3:0] in the total M value accordingly. And to disable, set TSSC = '0'.
TSSC[3:0]
These bits are used to determine the number of phase/frequency detector cycles per spread spectrum cycle (ssc) steps. The modulation frequency can be
calculated with the TSSC bits in conjunction with the NSSC bits. Valid TSSC integer values for the modulation frequency range from 5 to 14.
NSSC[3:0]
These bits are used to determine the number of delta-encoded samples used for a single quadrant of the spread spectrum waveform. All four quadrants
of the spread spectrum waveform are mirror images of each other. The modulation frequency is also calculated based off the NSSC bits in conjunction with the
TSSC bits. Valid NSSC integer values range from 1 to 6.
SS_OFFSET[5:0]
These bits are used to program the fractional offset with respect to the nominal M integer value. For center spread, the SS_OFFSET should be set to '0' so
the spread spectrum waveform is about the nominal M (Mnom) value. For down spread, the SS_OFFSET > '0' so the spread spectrum wavform is about the
(Mideal-1=Mnom)value. Thedownspreadpercentagecanbethoughtofintermsofcenterspread. Forexample,adownspreadof-1%canalsobeconsidered
as a center spread of ±0.5% but with Mnom shifted down by one and offset. The SS_OFFSET has integer values ranging from 0 to 63.
SD[3:0]
These bits are used to shape the profile of the spread spectrum waveform. These are delta-encoded samples of the waveform. There are twelve sets of
SD samples for each PLL. The NSSC bits determine how many of these samples are used for the waveform. The sum of these delta-encoded samples (sigma-
delta-encoded samples) determine the amount of spread and should not exceed (63 - SS_OFFSET). The maximum spread is inversely proportional to the
nominal M integer value.
DITH
This bit is for dithering the sigma-delta-encoded samples. This will randomize the least-significant bit of the input to the spread spectrum modulator. Set the
bit to '1' to enable dithering.
X2
This bit will double the total value of the sigma-delta-encoded-samples which will increase the amplitude of the spread spectrum waveform by a factor of two.
When X2 is '0', the amplitude remains nominal but if set to '1', the amplitude is increased by x2.
The following equations govern how the spread spectrum is set:
TSSC = TSSC[3:0] + 2
(Eq. 7)
NSSC = NSSC[3:0] * 2
(Eq. 8)
SD[3:0]K = SJ+1(unencoded) - SJ(unencoded)
(Eq. 9)
where SJis the unencoded sample out of a possible 12 and SDK is the delta-encoded sample out of a possible 12.
Amplitude = (2*N[11:0] + A[3:0] + 1) * Spread% / 100
(Eq. 10)
2
if 1 < Amp < 2, then set X2 bit to '1'.


Codice articolo simile - 5V9885TPFGI

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Integrated Device Techn...
5V925BQGI IDT-5V925BQGI Datasheet
835Kb / 18P
   Programmable LVCMOS/LVTTL Clock Generator
5V925BQGI8 IDT-5V925BQGI8 Datasheet
835Kb / 18P
   Programmable LVCMOS/LVTTL Clock Generator
5V925BQI IDT-5V925BQI Datasheet
835Kb / 18P
   Programmable LVCMOS/LVTTL Clock Generator
5V925BQI8 IDT-5V925BQI8 Datasheet
835Kb / 18P
   Programmable LVCMOS/LVTTL Clock Generator
More results

Descrizione simile - 5V9885TPFGI

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Integrated Device Techn...
IDT5V9885 IDT-IDT5V9885 Datasheet
357Kb / 37P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V9882T IDT-IDT5V9882T Datasheet
217Kb / 31P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V9885B IDT-IDT5V9885B Datasheet
333Kb / 37P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V9885CNLGI IDT-IDT5V9885CNLGI Datasheet
357Kb / 39P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V9885CPFGI IDT-IDT5V9885CPFGI Datasheet
357Kb / 39P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V9888 IDT-IDT5V9888 Datasheet
340Kb / 37P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
IDT5V9885T RENESAS-IDT5V9885T Datasheet
750Kb / 40P
   3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
SEPT. 2011
logo
Integrated Device Techn...
IDT5V49EE904 IDT-IDT5V49EE904_15 Datasheet
343Kb / 29P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
5V49EE502 RENESAS-5V49EE502 Datasheet
914Kb / 33P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
Mar 2020
IDT5V49EE504 RENESAS-IDT5V49EE504 Datasheet
553Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com