Motore di ricerca datesheet componenti elettronici |
|
KM416RD8AS-RBM80 Scheda tecnica(PDF) 6 Page - Samsung semiconductor |
|
KM416RD8AS-RBM80 Scheda tecnica(HTML) 6 Page - Samsung semiconductor |
6 / 64 page Rev. 0.9 July 1999 Page 3 KM416RD8AS Direct RDRAM™ Target Table 2: Pin Description Signal I/O Type # of Pins Description SIO1,SIO0 I/O CMOSa 2 Serial input/output. Pins for reading from and writing to the control registers using a serial access protocol. Also used for power man- agement. CMD I CMOSa 1 Command input. Pins used in conjunction with SIO0 and SIO1 for reading from and writing to the control registers. Also used for power management. SCK I CMOSa 1 Serial clock input. Clock source used for reading from and writing to the control registers VDD 6 Supply voltage for the RDRAM core and interface logic. VDDa 1 Supply voltage for the RDRAM analog circuitry. VCMOS 2 Supply voltage for CMOS input/output pins. GND 9 Ground reference for RDRAM core and interface. GNDa 1 Ground reference for RDRAM analog circuitry. DQA7..DQA0 I/O RSLb 8 Data byte A. Eight pins which carry a byte of read or write data between the Channel and the RDRAM. CFM I RSLb 1 Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. CFMN I RSLb 1 Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity VREF 1 Logic threshold reference voltage for RSL signals CTMN I RSLb 1 Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. CTM I RSLb 1 Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RQ7..RQ5 or ROW2..ROW0 I RSLb 3 Row access control. Three pins containing control and address information for row accesses. RQ4..RQ0 or COL4..COL0 I RSLb 5 Column access control. Five pins containing control and address information for column accesses. DQB7.. DQB0 I/O RSLb 8 Data byte B. Eight pins which carry a byte of read or write data between the Channel and the RDRAM. NC 2 No Connection Total pin count per package 54 a. All CMOS signals are high-true; a high voltage is a logic one and a low voltage is logic zero. b. All RSL signals are low-true; a low voltage is a logic one and a high voltage is logic zero. |
Codice articolo simile - KM416RD8AS-RBM80 |
|
Descrizione simile - KM416RD8AS-RBM80 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |