Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MC145557P Scheda tecnica(PDF) 5 Page - Motorola, Inc

Il numero della parte MC145557P
Spiegazioni elettronici  PCM Codec-Filter
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145557P Scheda tecnica(HTML) 5 Page - Motorola, Inc

  MC145557P Datasheet HTML 1Page - Motorola, Inc MC145557P Datasheet HTML 2Page - Motorola, Inc MC145557P Datasheet HTML 3Page - Motorola, Inc MC145557P Datasheet HTML 4Page - Motorola, Inc MC145557P Datasheet HTML 5Page - Motorola, Inc MC145557P Datasheet HTML 6Page - Motorola, Inc MC145557P Datasheet HTML 7Page - Motorola, Inc MC145557P Datasheet HTML 8Page - Motorola, Inc MC145557P Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
MC145554
•MC145557•MC145564•MC145567
MOTOROLA
5
complementary outputs. The output of the second amplifier
may be internally connected to the input of the transmit anti–
aliasing filter by bringing the ANLB pin high. The power am-
plifiers can drive unbalanced 300
Ω loads or a balanced
600
Ω load; they may be powered down independent of the
rest of the chip by tying the VPI pin to VBB.
MASTER CLOCKS
Since the codec–filter design has a single DAC architec-
ture, only one master clock is used. In normal operation (both
frame syncs clocking), the MCLKX is used as the master
clock, regardless of whether the MCLKR/PDN pin is clocking
or low. The same is true if the part is in transmit half–channel
mode (FSX clocking, FSR held low). But if the codec–filter is
in the receive half–channel mode, with FSR clocking and FSX
held low, MCLKR is used for the internal master clock if it is
clocking; if MCLKR is low, then MCLKX is still used for the
internal master clock. Since only one of the master clocks is
used at any given time, they need not be synchronous.
T h e m a s t e r c l o c k f r e q u e n c y m u s t b e 1 . 5 3 6 M H z ,
1.544 MHz, or 2.048 MHz. The frequency that the codec–
filter expects depends upon whether the part is a Mu–Law or
an A–Law part, and on the state of the BCLKR/CLKSEL pin.
The allowable options are shown In Table 1. When a level
(rather than a clock) is provided for BCLKR/CLKSEL, BCLKX
is used as the bit clock for both transmit and receive.
Table 1. Master Clock Frequency Determination
BCLKR/CLKSEL
Master Clock Frequency Expected
BCLKR/CLKSEL
MC145554/64
MC145557/67
Clocked, 1, or Open
1.536 MHz
1.544 MHz
2.048 MHz
0
2.048 MHz
1.536 MHz
1.544 MHz
FRAME SYNCS AND DIGITAL I/O
These codec–filters can accommodate both of the industry
standard timing formats. The Long Frame Sync mode is
used by Motorola’s MC145500 family of codec–filters and the
UDLT family of digital loop transceivers. The Short Frame
Sync mode is compatible with the IDL (Interchip Digital Link)
serial format used in Motorola’s ISDN family and by other
companies in their telecommunication devices. These
codec–filters use the length of the transmit frame sync (FSX)
to determine the timing format for both transmit and receive
unless the part is operating in the receive half–channel
mode.
In the Long Frame Sync mode, the frame sync pulses
must be at least three bit clock periods long. The DX and TSX
outputs are enabled by the logical ANDing of FSX and
BCLKX; when both are high, the sign bit appears at the DX
output. The next seven rising edges of BCLKX clock out the
remaining seven bits of the PCM word. The DX and TSX out-
puts return to a high impedance state on the falling edge of
the eighth bit clock or the falling edge of FSX, whichever
comes later. The receive PCM word is clocked into DR on the
eight falling BCLKR edges following an FSR rising edge.
For Short Frame Sync operation, the frame sync pulses
must be one bit clock period long. On the first BCLKX rising
edge after the falling edge of BCLKX has latched FSX high,
the DX and TSX outputs are enabled and the sign bit is pres-
ented on DX. The next seven rising edges of BCLKX clock
out the remaining seven bits of the PCM word; on the eighth
BCLKX falling edge, the DX and TSX outputs return to a high
impedance state. On the second falling BCLKR edge follow-
ing an FSR rising edge, the receive sign bit is clocked into
DR. The next seven BCLKR falling edges clock in the re-
maining seven bits of the receive PCM word.
Table 2 shows the coding format of the transmit and re-
ceive PCM words.
HALF–CHANNEL MODES
In addition to the normal full–duplex operating mode, these
codec–filters can operate in both transmit and receive half–
channel modes. Transmit half–channel mode is entered by
holding FSR low. The VFRO output goes to analog ground
but remains in a low impedance state (to facilitate a hybrid
interface); PCM data at DR is ignored. Holding FSX low while
clocking FSR puts these devices in the receive half–channel
mode. In this state, the transmit input operational amplifier
continues to operate, but the rest of the transmit circuitry is
disabled; the DX and TSX outputs remain in a high imped-
ance state. MCLKR is used as the internal master clock if it is
clocking. If MCLKR is not clocking, then MCLKX is used for
the internal master clock, but in that case it should be syn-
chronous with FSR. If BCLKR is not clocking, BCLKX will be
used for the receive data, just as in the full–channel operat-
ing mode. In receive half–channel mode only, the length of
the FSR pulse is used to determine whether Short Frame
Sync or Long Frame Sync timing is used at DR.
POWER–DOWN
Holding both FSX and FSR low causes the part to go into
the power–down state. Power–down occurs approximately
2 ms after the last frame sync pulse is received. An alterna-
tive way to put these devices in power–down is to hold the
MCLKR/PDN pin high. When the chip is powered down, the
DX, TSX, and GSX outputs are high impedance, the VFRO,
VPO –, and VPO + operational amplifiers are biased with a
trickle current so that their respective outputs remain stable
at analog ground. To return the chip to the power–up state,
MCLKR/PDN must be low or clocking and at least one of the
frame sync pulses must be present. The DX and TSX outputs
will remain in a high–impedance state until the second FSX
pulse after power–up.
Table 2. PCM Data Format
Level
Mu–Law (MC145554/64)
A–Law (MC145557/67)
Level
Sign Bit
Chord Bits
Step Bits
Sign Bit
Chord Bits
Step Bits
+ Full Scale
1
0 0 0
0 0 0 0
1
0 1 0
1 0 1 0
+ Zero
1
1 1 1
1 1 1 1
1
1 0 1
0 1 0 1
– Zero
0
1 1 1
1 1 1 1
0
1 0 1
0 1 0 1
– Full Scale
0
0 0 0
0 0 0 0
0
0 1 0
1 0 1 0


Codice articolo simile - MC145557P

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
LANSDALE Semiconductor ...
MC145557P LANSDALE-MC145557P Datasheet
1Mb / 18P
   PCM Codec-Filter
MC145557P LANSDALE-MC145557P Datasheet
284Kb / 18P
   PCM Codec-Filter
More results

Descrizione simile - MC145557P

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
logo
Motorola, Inc
MC145484 MOTOROLA-MC145484 Datasheet
293Kb / 26P
   5V PCM CODEC-FILTER
MC145480 MOTOROLA-MC145480 Datasheet
418Kb / 24P
   5V PCM CODEC-FILTER
logo
National Semiconductor ...
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
NXP Semiconductors
MC145484 NXP-MC145484 Datasheet
607Kb / 28P
   5V PCM Codec-Filter
REV 2 3/98
logo
Motorola, Inc
MC145481 MOTOROLA-MC145481 Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
logo
LANSDALE Semiconductor ...
ML145506 LANSDALE-ML145506_08 Datasheet
2Mb / 20P
   PCM Codec-Filter Mono-Circuit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com