Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74AHC125DBR Scheda tecnica(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte SN74AHC125DBR
Spiegazioni elettronici  QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SN74AHC125DBR Scheda tecnica(HTML) 2 Page - Texas Instruments

  SN74AHC125DBR Datasheet HTML 1Page - Texas Instruments SN74AHC125DBR Datasheet HTML 2Page - Texas Instruments SN74AHC125DBR Datasheet HTML 3Page - Texas Instruments SN74AHC125DBR Datasheet HTML 4Page - Texas Instruments SN74AHC125DBR Datasheet HTML 5Page - Texas Instruments SN74AHC125DBR Datasheet HTML 6Page - Texas Instruments SN74AHC125DBR Datasheet HTML 7Page - Texas Instruments SN74AHC125DBR Datasheet HTML 8Page - Texas Instruments SN74AHC125DBR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
SN54AHC125, SN74AHC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS256J – DECEMBER 1995 – REVISED JULY 2003
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FUNCTION TABLE
(each buffer)
INPUTS
OUTPUT
OE
A
Y
L
H
H
L
LL
H
X
Z
logic diagram (positive logic)
1
1OE
2
1A
1Y
3
4
2OE
5
2A
2Y
6
10
3OE
9
3A
3Y
8
13
4OE
12
4A
4Y
11
Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC
–0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1)
–0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Note 1)
–0.5 V to VCC + 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0)
–20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC)
±20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC)
±25 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND
±50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance,
θJA (see Note 2): D package
86
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): DB package
96
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): DGV package
127
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): N package
80
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): NS package
76
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): PW package
113
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): RGY package
47
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
–65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
3. The package thermal impedance is calculated in accordance with JESD 51-5.


Codice articolo simile - SN74AHC125DBR

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74AHC125DBR TI-SN74AHC125DBR Datasheet
940Kb / 21P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125DBR TI-SN74AHC125DBR Datasheet
917Kb / 23P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125DBR TI1-SN74AHC125DBR Datasheet
2Mb / 42P
[Old version datasheet]   SNx4AHC125 Quadruple Bus Buffer Gates With 3-State Outputs
REVISED JUNE 2023
SN74AHC125DBRE4 TI-SN74AHC125DBRE4 Datasheet
940Kb / 21P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125DBRE4 TI-SN74AHC125DBRE4 Datasheet
917Kb / 23P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
More results

Descrizione simile - SN74AHC125DBR

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN54CH126 TI-SN54CH126 Datasheet
636Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54HC126 TI-SN54HC126_08 Datasheet
636Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
logo
Potato Semiconductor Co...
PO74G125A POTATO-PO74G125A_14 Datasheet
1Mb / 5P
   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
logo
Texas Instruments
SN54ABT125 TI1-SN54ABT125_15 Datasheet
1Mb / 25P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHCT125 TI-SN54AHCT125_08 Datasheet
1Mb / 23P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126 TI-SN54AHC126_08 Datasheet
577Kb / 18P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54BCT125A TI-SN54BCT125A Datasheet
491Kb / 14P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54LV125A TI-SN54LV125A_10 Datasheet
779Kb / 21P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV126A TI-SN74LV126A Datasheet
345Kb / 14P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN54AHCT125 TI-SN54AHCT125_07 Datasheet
926Kb / 20P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV126A TI-SN74LV126A_07 Datasheet
395Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com