Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74ABT8996PW Scheda tecnica(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte SN74ABT8996PW
Spiegazioni elettronici  10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SN74ABT8996PW Scheda tecnica(HTML) 7 Page - Texas Instruments

Back Button SN74ABT8996PW Datasheet HTML 3Page - Texas Instruments SN74ABT8996PW Datasheet HTML 4Page - Texas Instruments SN74ABT8996PW Datasheet HTML 5Page - Texas Instruments SN74ABT8996PW Datasheet HTML 6Page - Texas Instruments SN74ABT8996PW Datasheet HTML 7Page - Texas Instruments SN74ABT8996PW Datasheet HTML 8Page - Texas Instruments SN74ABT8996PW Datasheet HTML 9Page - Texas Instruments SN74ABT8996PW Datasheet HTML 10Page - Texas Instruments SN74ABT8996PW Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
SN54ABT8996, SN74ABT8996
10-BIT ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS489C – AUGUST 1994 – REVISED APRIL 1999
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
shadow protocol
Addressing of an ASP in system is accomplished by shadow protocols, which are received at PTDI
synchronously to PTCK. Shadow protocols can occur only in the following stable TAP states: Test-Logic-Reset,
Run-Test/Idle, Pause-DR, and Pause-IR. Shadow protocols never occur in Shift-DR or Shift-IR states in order
to prevent contention on the signal bus to which PTDO is wired. Additionally, the ASP PTMS must be held at
a constant low or high level throughout a shadow protocol. If TAP-state changes occur in the midst of a shadow
protocol, the shadow protocol is aborted and the select-protocol state machine returns to its initial state.
The shadow protocol is based on a serial bit-pair signaling scheme in which two bit-pair combinations (data one,
data zero) are used to represent address data and the other two bit-pair combinations (select, idle) are used
for framing – that is, to indicate where address data begins and ends.
These bit pairs are received serially at PTDI (or transmitted serially at PTDO) synchronously to PTCK as follows:
The idle bit pair (I) is represented as two consecutive high signals.
The select bit pair (S) is represented as two consecutive low signals.
The data-one bit pair (D) is represented as a low signal followed by a high signal.
The data-zero bit pair (D) is represented as a high signal followed by a low signal.
PTCK
PTDI
or
PTDO
First Bit of Pair Is Transmitted
First Bit of Pair Is Received
Second Bit of Pair Is Transmitted
Second Bit of Pair Is Received
Figure 3. Bit-Pair Timing (Data Zero Shown)
A complete shadow protocol is composed of the receipt of a select protocol followed, if applicable, by the
transmission of an acknowledge protocol (which is issued from PTDO only if the received address matches that
at the A9–A0 inputs). Both of these subprotocols are composed of ten data bit pairs framed at the beginning
by idle and select bit pairs and at the end by select and idle bit pairs. This is represented in an abbreviated
fashion as follows: ISDDDDDDDDDDSI. Figure 4 shows a complete shadow protocol (the symbol T is used to
represent a high-impedance condition on the associated signal line – since the high-impedance state at PTDI
is logically high due to pullup, it maps onto the idle bit pair).
T I S D D D D D D D D D D S I T T T T T T T T T T T T T T T
T T T T T T T T T T T T T T T I S D D D D D D D D D D S I T
Received at PTDI
Transmitted at PTDO
Primary Tap Is Inactive
Select Protocol Begins
Select Protocol Ends
Acknowledge Protocol Begins
Acknowledge Protocol Ends
Primary-to-Secondary Connect,
Scan Operations Can Be Initiated
LSB
MSB
LSB
MSB
Figure 4. Complete Shadow Protocol


Codice articolo simile - SN74ABT8996PW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74ABT8996PW TI1-SN74ABT8996PW Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74ABT8996PWLE TI1-SN74ABT8996PWLE Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
More results

Descrizione simile - SN74ABT8996PW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN54ABT8996 TI1-SN54ABT8996_15 Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996_99 Datasheet
603Kb / 41P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996 Datasheet
717Kb / 44P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986 Datasheet
880Kb / 47P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986_07 Datasheet
885Kb / 54P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8996-EP TI1-SN74LVT8996-EP Datasheet
764Kb / 42P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORT MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (KTAG) TAP TRANSCEIVER
logo
National Semiconductor ...
SCANSTA111 NSC-SCANSTA111 Datasheet
524Kb / 29P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
SCANSTA111 NSC-SCANSTA111_05 Datasheet
911Kb / 31P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Texas Instruments
SCANSTA111 TI1-SCANSTA111 Datasheet
1Mb / 38P
[Old version datasheet]   SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Xilinx, Inc
XQ18V04 XILINX-XQ18V04_03 Datasheet
155Kb / 15P
   IEEE Std 1149.1 boundary-scan (JTAG) support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com