Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LFXP6C-4QN208C Scheda tecnica(PDF) 4 Page - Lattice Semiconductor

Il numero della parte LFXP6C-4QN208C
Spiegazioni elettronici  LatticeXP Family Data Sheet
Download  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFXP6C-4QN208C Scheda tecnica(HTML) 4 Page - Lattice Semiconductor

  LFXP6C-4QN208C Datasheet HTML 1Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 2Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 3Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 4Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 5Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 6Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 7Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 8Page - Lattice Semiconductor LFXP6C-4QN208C Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 130 page
background image
July 2007
Data Sheet DS1001
© 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1001 Architecture_02.0 July 6, 2007 3:03 p.m.
Architecture Overview
The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-
1.
On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this non-
volatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up,
the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this
technology, expensive external configuration memories are not required and designs are secured from unautho-
rized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in
microseconds, providing an “instant-on” capability that allows easy interfacing in many applications.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeXP architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG
port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from
3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.
LatticeXP Family Data Sheet
Architecture


Codice articolo simile - LFXP6C-4QN208C

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Lattice Semiconductor
LFXP2-17E-5F484C LATTICE-LFXP2-17E-5F484C Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
LFXP2-17E-5F484I LATTICE-LFXP2-17E-5F484I Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
LFXP2-17E-5FN484C LATTICE-LFXP2-17E-5FN484C Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
LFXP2-17E-5FN484I LATTICE-LFXP2-17E-5FN484I Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
LFXP2-17E-5FT256C LATTICE-LFXP2-17E-5FT256C Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
More results

Descrizione simile - LFXP6C-4QN208C

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Lattice Semiconductor
MACHXO LATTICE-MACHXO Datasheet
942Kb / 95P
   MachXO Family Data Sheet
logo
Microchip Technology
PIC24FJ192GA110-I MICROCHIP-PIC24FJ192GA110-I Datasheet
2Mb / 330P
   PIC24FJ256GA110 Family Data Sheet
08/04/10
logo
Lattice Semiconductor
LCMXO2-7000HC-6TG144C LATTICE-LCMXO2-7000HC-6TG144C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
DS1035 LATTICE-DS1035 Datasheet
7Mb / 106P
   MachXO2??Family Data Sheet
logo
Freescale Semiconductor...
MC68711E20CFNE2 FREESCALE-MC68711E20CFNE2 Datasheet
1Mb / 242P
   M68HC11E Family Data Sheet
logo
Lattice Semiconductor
XP2 LATTICE-XP2 Datasheet
1Mb / 92P
   LatticeXP2 Family Data Sheet
logo
Cree, Inc
XLAMPMCE CREE-XLAMPMCE Datasheet
1Mb / 14P
   Product family data sheet
logo
Microchip Technology
PIC18F66K22-I MICROCHIP-PIC18F66K22-I Datasheet
4Mb / 550P
   PIC18F87K22 Family Data Sheet
05/02/11
logo
Freescale Semiconductor...
K10P144M100SF2 FREESCALE-K10P144M100SF2 Datasheet
989Kb / 66P
   K10 Sub-Family Data Sheet
K10P81M100SF2 FREESCALE-K10P81M100SF2 Datasheet
865Kb / 60P
   K10 Sub-Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com